| 12345678910111213141516171819202122232425 |
- module SpiDataMuxer (
- input Clk_i,
- input Rst_i,
- input Ctrl_i,
- input [31:0] PowRstData_i,
- input [31:0] RegularData_i,
- output reg [31:0] Data_o
- );
- always @(posedge Clk_i) begin
- if (Rst_i) begin
- Data_o <= 0;
- end else begin
- if (Ctrl_i) begin
- Data_o <= PowRstData_i;
- end else begin
- Data_o <= RegularData_i;
- end
- end
- end
- endmodule
|