stm32l1xx_hal_i2s.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448
  1. /**
  2. ******************************************************************************
  3. * @file stm32l1xx_hal_i2s.h
  4. * @author MCD Application Team
  5. * @brief Header file of I2S HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32L1xx_HAL_I2S_H
  37. #define __STM32L1xx_HAL_I2S_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. #if defined(STM32L100xC) || \
  42. defined(STM32L151xC) || defined(STM32L151xCA) || defined(STM32L151xD) || defined(STM32L151xE) || defined(STM32L151xDX) || \
  43. defined(STM32L152xC) || defined(STM32L152xCA) || defined(STM32L152xD) || defined(STM32L152xE) || defined(STM32L152xDX) || defined(STM32L151xE) || defined(STM32L151xDX) || \
  44. defined(STM32L162xC) || defined(STM32L162xCA) || defined(STM32L162xD) || defined(STM32L162xE) || defined(STM32L162xDX)
  45. /* Includes ------------------------------------------------------------------*/
  46. #include "stm32l1xx_hal_def.h"
  47. /** @addtogroup STM32L1xx_HAL_Driver
  48. * @{
  49. */
  50. /** @addtogroup I2S
  51. * @{
  52. */
  53. /* Exported types ------------------------------------------------------------*/
  54. /** @defgroup I2S_Exported_Types I2S Exported Types
  55. * @{
  56. */
  57. /**
  58. * @brief I2S Init structure definition
  59. */
  60. typedef struct
  61. {
  62. uint32_t Mode; /*!< Specifies the I2S operating mode.
  63. This parameter can be a value of @ref I2S_Mode */
  64. uint32_t Standard; /*!< Specifies the standard used for the I2S communication.
  65. This parameter can be a value of @ref I2S_Standard */
  66. uint32_t DataFormat; /*!< Specifies the data format for the I2S communication.
  67. This parameter can be a value of @ref I2S_Data_Format */
  68. uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
  69. This parameter can be a value of @ref I2S_MCLK_Output */
  70. uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
  71. This parameter can be a value of @ref I2S_Audio_Frequency */
  72. uint32_t CPOL; /*!< Specifies the idle state of the I2S clock.
  73. This parameter can be a value of @ref I2S_Clock_Polarity */
  74. }I2S_InitTypeDef;
  75. /**
  76. * @brief HAL State structures definition
  77. */
  78. typedef enum
  79. {
  80. HAL_I2S_STATE_RESET = 0x00, /*!< I2S not yet initialized or disabled */
  81. HAL_I2S_STATE_READY = 0x01, /*!< I2S initialized and ready for use */
  82. HAL_I2S_STATE_BUSY = 0x02, /*!< I2S internal process is ongoing */
  83. HAL_I2S_STATE_BUSY_TX = 0x12, /*!< Data Transmission process is ongoing */
  84. HAL_I2S_STATE_BUSY_RX = 0x22, /*!< Data Reception process is ongoing */
  85. HAL_I2S_STATE_TIMEOUT = 0x03, /*!< I2S pause state: used in case of DMA */
  86. HAL_I2S_STATE_ERROR = 0x04 /*!< I2S error state */
  87. }HAL_I2S_StateTypeDef;
  88. /**
  89. * @brief I2S handle Structure definition
  90. */
  91. typedef struct
  92. {
  93. SPI_TypeDef *Instance; /* I2S registers base address */
  94. I2S_InitTypeDef Init; /* I2S communication parameters */
  95. uint16_t *pTxBuffPtr; /* Pointer to I2S Tx transfer buffer */
  96. __IO uint16_t TxXferSize; /* I2S Tx transfer size */
  97. __IO uint16_t TxXferCount; /* I2S Tx transfer Counter */
  98. uint16_t *pRxBuffPtr; /* Pointer to I2S Rx transfer buffer */
  99. __IO uint16_t RxXferSize; /* I2S Rx transfer size */
  100. __IO uint16_t RxXferCount; /* I2S Rx transfer counter
  101. (This field is initialized at the
  102. same value as transfer size at the
  103. beginning of the transfer and
  104. decremented when a sample is received.
  105. NbSamplesReceived = RxBufferSize-RxBufferCount) */
  106. DMA_HandleTypeDef *hdmatx; /* I2S Tx DMA handle parameters */
  107. DMA_HandleTypeDef *hdmarx; /* I2S Rx DMA handle parameters */
  108. __IO HAL_LockTypeDef Lock; /* I2S locking object */
  109. __IO HAL_I2S_StateTypeDef State; /* I2S communication state */
  110. __IO uint32_t ErrorCode; /* I2S Error code */
  111. }I2S_HandleTypeDef;
  112. /**
  113. * @}
  114. */
  115. /* Exported constants --------------------------------------------------------*/
  116. /** @defgroup I2S_Exported_Constants I2S Exported Constants
  117. * @{
  118. */
  119. /** @defgroup I2S_Error_Codes I2S Error Codes
  120. * @{
  121. */
  122. #define HAL_I2S_ERROR_NONE (0x00U) /*!< No error */
  123. #define HAL_I2S_ERROR_UDR (0x01U) /*!< I2S Underrun error */
  124. #define HAL_I2S_ERROR_OVR (0x02U) /*!< I2S Overrun error */
  125. #define HAL_I2S_ERROR_FRE (0x04U) /*!< I2S Frame format error */
  126. #define HAL_I2S_ERROR_DMA (0x08U) /*!< DMA transfer error */
  127. /**
  128. * @}
  129. */
  130. /** @defgroup I2S_Mode I2S Mode
  131. * @{
  132. */
  133. #define I2S_MODE_SLAVE_TX (0x00000000U)
  134. #define I2S_MODE_SLAVE_RX (0x00000100U)
  135. #define I2S_MODE_MASTER_TX (0x00000200U)
  136. #define I2S_MODE_MASTER_RX (0x00000300U)
  137. #define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX) || \
  138. ((MODE) == I2S_MODE_SLAVE_RX) || \
  139. ((MODE) == I2S_MODE_MASTER_TX) || \
  140. ((MODE) == I2S_MODE_MASTER_RX))
  141. /**
  142. * @}
  143. */
  144. /** @defgroup I2S_Standard I2S Standard
  145. * @{
  146. */
  147. #define I2S_STANDARD_PHILIPS (0x00000000U)
  148. #define I2S_STANDARD_MSB ((uint32_t) SPI_I2SCFGR_I2SSTD_0)
  149. #define I2S_STANDARD_LSB ((uint32_t) SPI_I2SCFGR_I2SSTD_1)
  150. #define I2S_STANDARD_PCM_SHORT ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |\
  151. SPI_I2SCFGR_I2SSTD_1))
  152. #define I2S_STANDARD_PCM_LONG ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |\
  153. SPI_I2SCFGR_I2SSTD_1 |\
  154. SPI_I2SCFGR_PCMSYNC))
  155. #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS) || \
  156. ((STANDARD) == I2S_STANDARD_MSB) || \
  157. ((STANDARD) == I2S_STANDARD_LSB) || \
  158. ((STANDARD) == I2S_STANDARD_PCM_SHORT) || \
  159. ((STANDARD) == I2S_STANDARD_PCM_LONG))
  160. /**
  161. * @}
  162. */
  163. /** @defgroup I2S_Data_Format I2S Data Format
  164. * @{
  165. */
  166. #define I2S_DATAFORMAT_16B (0x00000000U)
  167. #define I2S_DATAFORMAT_16B_EXTENDED ((uint32_t) SPI_I2SCFGR_CHLEN)
  168. #define I2S_DATAFORMAT_24B ((uint32_t)(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0))
  169. #define I2S_DATAFORMAT_32B ((uint32_t)(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1))
  170. #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B) || \
  171. ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) || \
  172. ((FORMAT) == I2S_DATAFORMAT_24B) || \
  173. ((FORMAT) == I2S_DATAFORMAT_32B))
  174. /**
  175. * @}
  176. */
  177. /** @defgroup I2S_MCLK_Output I2S MCLK Output
  178. * @{
  179. */
  180. #define I2S_MCLKOUTPUT_ENABLE ((uint32_t)SPI_I2SPR_MCKOE)
  181. #define I2S_MCLKOUTPUT_DISABLE (0x00000000U)
  182. #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) || \
  183. ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
  184. /**
  185. * @}
  186. */
  187. /** @defgroup I2S_Audio_Frequency I2S Audio Frequency
  188. * @{
  189. */
  190. #define I2S_AUDIOFREQ_192K (192000U)
  191. #define I2S_AUDIOFREQ_96K (96000U)
  192. #define I2S_AUDIOFREQ_48K (48000U)
  193. #define I2S_AUDIOFREQ_44K (44100U)
  194. #define I2S_AUDIOFREQ_32K (32000U)
  195. #define I2S_AUDIOFREQ_22K (22050U)
  196. #define I2S_AUDIOFREQ_16K (16000U)
  197. #define I2S_AUDIOFREQ_11K (11025U)
  198. #define I2S_AUDIOFREQ_8K (8000U)
  199. #define I2S_AUDIOFREQ_DEFAULT (2U)
  200. #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K) && \
  201. ((FREQ) <= I2S_AUDIOFREQ_192K)) || \
  202. ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
  203. /**
  204. * @}
  205. */
  206. /** @defgroup I2S_Clock_Polarity I2S Clock Polarity
  207. * @{
  208. */
  209. #define I2S_CPOL_LOW (0x00000000U)
  210. #define I2S_CPOL_HIGH ((uint32_t)SPI_I2SCFGR_CKPOL)
  211. #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \
  212. ((CPOL) == I2S_CPOL_HIGH))
  213. /**
  214. * @}
  215. */
  216. /** @defgroup I2S_Interrupt_configuration_definition I2S Interrupt configuration definition
  217. * @{
  218. */
  219. #define I2S_IT_TXE SPI_CR2_TXEIE
  220. #define I2S_IT_RXNE SPI_CR2_RXNEIE
  221. #define I2S_IT_ERR SPI_CR2_ERRIE
  222. /**
  223. * @}
  224. */
  225. /** @defgroup I2S_Flag_definition I2S Flag definition
  226. * @{
  227. */
  228. #define I2S_FLAG_TXE SPI_SR_TXE
  229. #define I2S_FLAG_RXNE SPI_SR_RXNE
  230. #define I2S_FLAG_UDR SPI_SR_UDR
  231. #define I2S_FLAG_OVR SPI_SR_OVR
  232. #define I2S_FLAG_FRE SPI_SR_FRE
  233. #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
  234. #define I2S_FLAG_BSY SPI_SR_BSY
  235. /**
  236. * @}
  237. */
  238. /**
  239. * @}
  240. */
  241. /* Exported macro ------------------------------------------------------------*/
  242. /** @defgroup I2S_Exported_macros I2S Exported Macros
  243. * @{
  244. */
  245. /** @brief Reset I2S handle state
  246. * @param __HANDLE__: specifies the I2S Handle.
  247. * @retval None
  248. */
  249. #define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
  250. /** @brief Enable or disable the specified SPI peripheral (in I2S mode).
  251. * @param __HANDLE__: specifies the I2S Handle.
  252. * @retval None
  253. */
  254. #define __HAL_I2S_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
  255. #define __HAL_I2S_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
  256. /** @brief Enable or disable the specified I2S interrupts.
  257. * @param __HANDLE__: specifies the I2S Handle.
  258. * @param __INTERRUPT__: specifies the interrupt source to enable or disable.
  259. * This parameter can be one of the following values:
  260. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  261. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  262. * @arg I2S_IT_ERR: Error interrupt enable
  263. * @retval None
  264. */
  265. #define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) (SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
  266. #define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
  267. /** @brief Checks if the specified I2S interrupt source is enabled or disabled.
  268. * @param __HANDLE__: specifies the I2S Handle.
  269. * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
  270. * @param __INTERRUPT__: specifies the I2S interrupt source to check.
  271. * This parameter can be one of the following values:
  272. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  273. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  274. * @arg I2S_IT_ERR: Error interrupt enable
  275. * @retval The new state of __IT__ (TRUE or FALSE).
  276. */
  277. #define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  278. /** @brief Checks whether the specified I2S flag is set or not.
  279. * @param __HANDLE__: specifies the I2S Handle.
  280. * @param __FLAG__: specifies the flag to check.
  281. * This parameter can be one of the following values:
  282. * @arg I2S_FLAG_RXNE: Receive buffer not empty flag
  283. * @arg I2S_FLAG_TXE: Transmit buffer empty flag
  284. * @arg I2S_FLAG_UDR: Underrun flag
  285. * @arg I2S_FLAG_OVR: Overrun flag
  286. * @arg I2S_FLAG_FRE: Frame error flag
  287. * @arg I2S_FLAG_CHSIDE: Channel Side flag
  288. * @arg I2S_FLAG_BSY: Busy flag
  289. * @retval The new state of __FLAG__ (TRUE or FALSE).
  290. */
  291. #define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
  292. /** @brief Clears the I2S OVR pending flag.
  293. * @param __HANDLE__: specifies the I2S Handle.
  294. * @retval None
  295. */
  296. #define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{__IO uint32_t tmpreg = (__HANDLE__)->Instance->DR;\
  297. tmpreg = (__HANDLE__)->Instance->SR;\
  298. UNUSED(tmpreg); \
  299. }while(0)
  300. /** @brief Clears the I2S UDR pending flag.
  301. * @param __HANDLE__: specifies the I2S Handle.
  302. * @retval None
  303. */
  304. #define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__)((__HANDLE__)->Instance->SR)
  305. /**
  306. * @}
  307. */
  308. /* Exported functions --------------------------------------------------------*/
  309. /** @addtogroup I2S_Exported_Functions
  310. * @{
  311. */
  312. /** @addtogroup I2S_Exported_Functions_Group1
  313. * @{
  314. */
  315. /* Initialization/de-initialization functions ********************************/
  316. HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
  317. HAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
  318. void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
  319. void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
  320. /**
  321. * @}
  322. */
  323. /** @addtogroup I2S_Exported_Functions_Group2
  324. * @{
  325. */
  326. /* I/O operation functions ***************************************************/
  327. /* Blocking mode: Polling */
  328. HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  329. HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  330. /* Non-Blocking mode: Interrupt */
  331. HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  332. HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  333. void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
  334. /* Non-Blocking mode: DMA */
  335. HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  336. HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  337. HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
  338. HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
  339. HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
  340. /* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
  341. void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  342. void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
  343. void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  344. void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
  345. void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
  346. /**
  347. * @}
  348. */
  349. /** @addtogroup I2S_Exported_Functions_Group3
  350. * @{
  351. */
  352. /* Peripheral Control and State functions ************************************/
  353. HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
  354. uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
  355. /**
  356. * @}
  357. */
  358. /**
  359. * @}
  360. */
  361. /**
  362. * @}
  363. */
  364. /**
  365. * @}
  366. */
  367. #endif /* STM32L100xC ||
  368. STM32L151xC || STM32L151xCA || STM32L151xD || STM32L151xE || STM32L151xDX ||\\
  369. STM32L152xC || STM32L152xCA || STM32L152xD || STM32L152xE || STM32L152xDX || STM32L151xE || STM32L151xDX ||\\
  370. STM32L162xC || STM32L162xCA || STM32L162xD || STM32L162xE || STM32L162xDX */
  371. #ifdef __cplusplus
  372. }
  373. #endif
  374. #endif /* __STM32L1xx_HAL_I2S_H */
  375. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/