S5443TopPulseProfileTb.v 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678
  1. `timescale 1ns / 1ps
  2. //=============================================================================================================
  3. // Тестовая конфигурация:
  4. //
  5. // Режим измерения "Точка в импульсе".
  6. // Количество измерений = 1.
  7. // Выбраный фильтр = 2МГц.
  8. //
  9. // PG1 -> Reference Sequense Generator. | Шаблон 1 имп.
  10. // PG2 -> модулятор. | Шаблон 1 имп.
  11. // PG3 -> Sample Strobe Generator. | Шаблон 1 имп.
  12. // PG4 -> Gating Generator. | Шаблон 1 имп.
  13. //
  14. // Настройки мультиплексоров генераторов:
  15. // PG1MUX_OUT -> INT_TRIG.
  16. // PG2MUX_OUT -> PG1. Для всех генераторов кроме PG1 сигналом начала работы является выход PG1.
  17. // PG3MUX_OUT -> PG1.
  18. // PG4MUX_OUT -> PG1.
  19. // PG5MUX_OUT -> PG1.
  20. // PG6MUX_OUT -> PG1.
  21. // PG7MUX_OUT -> PG1.
  22. //
  23. // Настройки остальных мультиплексоров:
  24. // MODMUX_OUT -> PG2.
  25. // GATINGMUX_OUT -> PG4.
  26. // SAMPLSTROBEMUX_OUT -> PG3.
  27. // EXTSTARTMUX -> DSPSTART.
  28. //=============================================================================================================
  29. module S5443TopPulseProfileTb;
  30. localparam [4:0] EP1MUXCMD = 5'd14;
  31. localparam [4:0] EP2MUXCMD = 5'd1;
  32. localparam [4:0] EP3MUXCMD = 5'd1;
  33. localparam [4:0] EP4MUXCMD = 5'd1;
  34. localparam [4:0] EP5MUXCMD = 5'd1;
  35. localparam [4:0] EP6MUXCMD = 5'd1;
  36. localparam [4:0] PG1MUXCMD = 5'd13;
  37. localparam [4:0] PG2MUXCMD = 5'd0;
  38. localparam [4:0] PG3MUXCMD = 5'd18;
  39. localparam [4:0] PG4MUXCMD = 5'd18;
  40. localparam [4:0] PG5MUXCMD = 5'd0;
  41. localparam [4:0] PG6MUXCMD = 5'd0;
  42. localparam [4:0] PG7MUXCMD = 5'd0;
  43. localparam [2:0] PG1MODE = 3'd5;
  44. localparam [2:0] PG2MODE = 3'd1;
  45. localparam [2:0] PG3MODE = 3'd3;
  46. localparam [2:0] PG4MODE = 3'd4;
  47. localparam [2:0] PG5MODE = 3'd0;
  48. localparam [2:0] PG6MODE = 3'd0;
  49. localparam [2:0] PG7MODE = 3'd3;
  50. localparam PG1POL = 1'b0;
  51. localparam PG2POL = 1'b0;
  52. localparam PG3POL = 1'b0;
  53. localparam PG4POL = 1'b0;
  54. localparam PG5POL = 1'b0;
  55. localparam PG6POL = 1'b0;
  56. localparam PG7POL = 1'b0;
  57. localparam [4:0] EXTTRIGMUXCMD = 5'd15;
  58. localparam [4:0] DSPTRIGINCMD = 5'h8;
  59. localparam [4:0] MUXSLOWMODCMD = 5'd1;
  60. localparam [4:0] MUXFASTMODCMD = 5'd1;
  61. localparam [4:0] GATINGMUXCMD = 5'd2;
  62. localparam [4:0] SMPLSTRBMUXCMD = 5'd3;
  63. //COMMANDS FOR REG_MAP
  64. parameter [31:0] MeasCmdBypass = {8'h11,8'h0,8'h63,8'h1};
  65. parameter [31:0] MeasCmdFft = {8'h11,8'h0,8'h63,7'h5,1'b1};
  66. parameter [31:0] MeasCmd = {8'h11,8'h0,8'h53,8'h0};
  67. // parameter [31:0] MeasCmd = {8'h11,8'h3e,8'h63,8'h0};
  68. parameter [31:0] AdcCtrl = {8'h12,24'h2};
  69. parameter [31:0] SensCtrlCmd = {1'b0,27'h0,4'b1};
  70. // parameter [31:0] DitherCmd = {8'h0E,24'h100192};
  71. parameter [31:0] DitherCmd = {8'h0E,8'd9,4'h0,4'h1,4'd11,4'h3};
  72. parameter [31:0] IfFtwH = {8'h15,16'h0,8'h40};
  73. parameter [31:0] IfFtwL = {8'h16,24'h000000};
  74. parameter [31:0] FilterCorrCmdH = {8'h17,24'hD70A3D};
  75. parameter [31:0] FilterCorrCmdL = {8'h18,24'hD70A3D};
  76. //PG7 Cmd
  77. parameter [31:0] PG7P1DelayRegCmd = {8'h20,24'd0};
  78. parameter [31:0] PG7P2DelayRegCmd = {8'h21,24'd1};
  79. parameter [31:0] PG7P3DelayRegCmd = {8'h22,24'd5};
  80. parameter [31:0] PG7P123DelayRegCmd = {8'h23,24'd15};
  81. parameter [31:0] PG7P1WidthRegCmd = {8'h24,24'd1};
  82. parameter [31:0] PG7P2WidthRegCmd = {8'h25,24'd3};
  83. parameter [31:0] PG7P3WidthRegCmd = {8'h26,24'd5};
  84. parameter [31:0] PG7P123WidthRegCmd = {8'h27,24'd0};
  85. //PG1 Cmd
  86. parameter [31:0] PG1P1DelayRegCmd = {8'h28,24'd0};
  87. parameter [31:0] PG1P2DelayRegCmd = {8'h29,24'd400};
  88. parameter [31:0] PG1P3DelayRegCmd = {8'h2a,24'd0};
  89. parameter [31:0] PG1P123DelayRegCmd = {8'h2b,24'd0};
  90. parameter [31:0] PG1P1WidthRegCmd = {8'h2c,24'd1};
  91. parameter [31:0] PG1P2WidthRegCmd = {8'h2d,24'd0};
  92. parameter [31:0] PG1P3WidthRegCmd = {8'h2e,24'd0};
  93. parameter [31:0] PG1P123WidthRegCmd = {8'h2f,24'd0};
  94. //PG2 Cmd
  95. parameter [31:0] PG2P1DelayRegCmd = {8'h20,24'd0};
  96. parameter [31:0] PG2P2DelayRegCmd = {8'h21,24'd1};
  97. parameter [31:0] PG2P3DelayRegCmd = {8'h22,24'd5};
  98. parameter [31:0] PG2P123DelayRegCmd = {8'h23,24'd15};
  99. parameter [31:0] PG2P1WidthRegCmd = {8'h24,24'd1};
  100. parameter [31:0] PG2P2WidthRegCmd = {8'h25,24'd3};
  101. parameter [31:0] PG2P3WidthRegCmd = {8'h26,24'd5};
  102. parameter [31:0] PG2P123WidthRegCmd = {8'h27,24'd0};
  103. //PG3 Cmd
  104. parameter [31:0] PG3P1DelayRegCmd = {8'h20,24'd0};
  105. parameter [31:0] PG3P2DelayRegCmd = {8'h21,24'd1};
  106. parameter [31:0] PG3P3DelayRegCmd = {8'h22,24'd5};
  107. parameter [31:0] PG3P123DelayRegCmd = {8'h23,24'd15};
  108. parameter [31:0] PG3P1WidthRegCmd = {8'h24,24'd1};
  109. parameter [31:0] PG3P2WidthRegCmd = {8'h25,24'd3};
  110. parameter [31:0] PG3P3WidthRegCmd = {8'h26,24'd5};
  111. parameter [31:0] PG3P123WidthRegCmd = {8'h27,24'd0};
  112. //PG4 Cmd
  113. parameter [31:0] PG4P1DelayRegCmd = {8'h40,24'd0};
  114. parameter [31:0] PG4P2DelayRegCmd = {8'h41,24'd18};
  115. parameter [31:0] PG4P3DelayRegCmd = {8'h42,24'd0};
  116. parameter [31:0] PG4P123DelayRegCmd = {8'h43,24'd0};
  117. parameter [31:0] PG4P1WidthRegCmd = {8'h44,24'd1};
  118. parameter [31:0] PG4P2WidthRegCmd = {8'h45,24'd10};
  119. parameter [31:0] PG4P3WidthRegCmd = {8'h46,24'd7};
  120. parameter [31:0] PG4P123WidthRegCmd = {8'h47,24'd0};
  121. //PG5 Cmd
  122. parameter [31:0] PG5P1DelayRegCmd = {8'h48,24'd0};
  123. parameter [31:0] PG5P2DelayRegCmd = {8'h49,24'd0};
  124. parameter [31:0] PG5P3DelayRegCmd = {8'h4a,24'd0};
  125. parameter [31:0] PG5P123DelayRegCmd = {8'h4b,24'd0};
  126. parameter [31:0] PG5P1WidthRegCmd = {8'h4c,24'd0};
  127. parameter [31:0] PG5P2WidthRegCmd = {8'h4d,24'd0};
  128. parameter [31:0] PG5P3WidthRegCmd = {8'h4e,24'd0};
  129. parameter [31:0] PG5P123WidthRegCmd = {8'h4f,24'd0};
  130. //PG6 Cmd
  131. parameter [31:0] PG6P1DelayRegCmd = {8'h50,24'd0};
  132. parameter [31:0] PG6P2DelayRegCmd = {8'h51,24'd5};
  133. parameter [31:0] PG6P3DelayRegCmd = {8'h52,24'd15};
  134. parameter [31:0] PG6P123DelayRegCmd = {8'h53,24'd0};
  135. parameter [31:0] PG6P1WidthRegCmd = {8'h54,24'd1};
  136. parameter [31:0] PG6P2WidthRegCmd = {8'h55,24'd3};
  137. parameter [31:0] PG6P3WidthRegCmd = {8'h56,24'd5};
  138. parameter [31:0] PG6P123WidthRegCmd = {8'h57,24'd0};
  139. parameter [31:0] MeasNum0RegCmd = {8'h58,24'd10};
  140. parameter [31:0] MeasNum1RegCmd = {8'h59,MUXSLOWMODCMD,MUXFASTMODCMD,DSPTRIGINCMD,25'd0};
  141. parameter [31:0] PGMode0RegCmd = {8'h0b,3'b0,PG7MODE,PG6MODE,PG5MODE,PG4MODE,PG3MODE,PG2MODE,PG1MODE};
  142. parameter [31:0] PGMode1RegCmd = {8'h1b,7'b0000000,PG7POL,PG6POL,PG5POL,PG4POL,PG3POL,PG2POL,PG1POL,10'h0};
  143. parameter [31:0] MuxCtrl1RegCmd = {8'h1c,4'h0,PG7MUXCMD,PG6MUXCMD,PG5MUXCMD,PG4MUXCMD};
  144. parameter [31:0] MuxCtrl2RegCmd = {8'h1d,4'h0,PG3MUXCMD,PG2MUXCMD,PG1MUXCMD,SMPLSTRBMUXCMD};
  145. parameter [31:0] MuxCtrl3RegCmd = {8'h1e,4'h0,GATINGMUXCMD,EXTTRIGMUXCMD,EP2MUXCMD,EP1MUXCMD};
  146. parameter [31:0] MuxCtrl4RegCmd = {8'h1f,4'h0,EP6MUXCMD,EP5MUXCMD,EP4MUXCMD,EP3MUXCMD};
  147. //=================================================================================================================================================================================================================
  148. reg Clk41;
  149. reg Clk50;
  150. reg Clk70;
  151. reg [31:0] tb_cnt=4'd0;
  152. reg rst;
  153. reg mosi_i = 1'b0;
  154. reg Miso_i = 1'b0;
  155. reg ss_i;
  156. reg clk_i = 1'b0;
  157. reg [31:0] DspSpiData;
  158. reg startCalcCmdReg;
  159. wire [17:0] cos_value;
  160. wire [17:0] sin_value;
  161. wire ExtDspTrigPos0 = (tb_cnt >= 180 && tb_cnt <= 181)? 1'b1:1'b0;
  162. wire ExtDspTrigNeg0 = (tb_cnt >= 180 && tb_cnt <= 181)? 1'b0:1'b1;
  163. wire ExtTrigger0 = ExtDspTrigNeg0;
  164. wire TrigFromDsp = (tb_cnt >= 1100 && tb_cnt <= 1101)? 1'b1:1'b0;
  165. wire endMeas;
  166. reg [31:0] cmdCnt;
  167. reg trig0;
  168. reg trig1;
  169. wire trig0R;
  170. wire trig1R;
  171. assign trig0R = trig0;
  172. assign trig1R = trig1;
  173. //==========================================================================================
  174. //clocks gen
  175. always #10 Clk50 = ~Clk50;
  176. always #(14.285714285714/2) Clk70 = ~Clk70;
  177. always #10 clk_i = ~clk_i;
  178. always #(24.390243902439/2) Clk41 = ~Clk41;
  179. wire sck_i;
  180. //==========================================================================================
  181. initial begin
  182. Clk50 = 1'b1;
  183. Clk70 = 1'b1;
  184. rst = 1'b1;
  185. Clk41 = 1'b0;
  186. trig0 = 1'b0;
  187. trig1 = 1'b0;
  188. #100;
  189. rst = 1'b0;
  190. #400;
  191. Clk41 = 1'b0;
  192. end
  193. reg endMeasReg;
  194. always @(posedge Clk41) begin
  195. endMeasReg <= endMeas;
  196. end
  197. wire endMeasNeg = !endMeas&endMeasReg;
  198. always @(posedge Clk70) begin
  199. if (!rst) begin
  200. if (!endMeas) begin
  201. if (tb_cnt == 3550 | tb_cnt == 3950 |tb_cnt == 4505) begin
  202. startCalcCmdReg <= 1'b1;
  203. end
  204. end else begin
  205. startCalcCmdReg <= 1'b0;
  206. end
  207. end else begin
  208. startCalcCmdReg <= 1'b0;
  209. end
  210. end
  211. always @(negedge Clk41) begin
  212. if (!rst) begin
  213. tb_cnt <= tb_cnt+1;
  214. end else begin
  215. tb_cnt <= 0;
  216. end
  217. end
  218. wire Adc1DataDa0P;
  219. wire Adc1DataDa1P;
  220. // wire [31:0] test = 32'h2351eb85;
  221. wire [31:0] test = 32'h40000000;
  222. CordicNco
  223. #( .ODatWidth (18),
  224. .PhIncWidth (32),
  225. .IterNum (10),
  226. .EnSinN (0))
  227. ncoInst
  228. (
  229. .Clk_i (Clk50),
  230. .Rst_i (rst),
  231. .Val_i (1'b1),
  232. .PhaseInc_i (test),
  233. .WindVal_i (1'b1),
  234. .WinType_i (),
  235. .Wind_o (),
  236. .Sin_o (sin_value),
  237. .Cos_o (cos_value),
  238. .Val_o ()
  239. );
  240. S5243Top MasterFpga
  241. (
  242. .ClkP_i (Clk50),
  243. .ClkN_i (~Clk50),
  244. .Led_o (),
  245. //------------------------------------------
  246. .Adc1FclkP_i (),
  247. .Adc1FclkN_i (),
  248. .Adc1DataDa0P_i (Adc1DataDa0P),
  249. .Adc1DataDa0N_i (~Adc1DataDa0P),
  250. .Adc1DataDa1P_i (Adc1DataDa1P),
  251. .Adc1DataDa1N_i (~Adc1DataDa1P),
  252. .Adc1DataDb0P_i (Adc1DataDa0P),
  253. .Adc1DataDb0N_i (~Adc1DataDa0P),
  254. .Adc1DataDb1P_i (Adc1DataDa1P),
  255. .Adc1DataDb1N_i (~Adc1DataDa1P),
  256. //------------------------------------------
  257. .Adc2FclkP_i (),
  258. .Adc2FclkN_i (),
  259. .Adc2DataDa0P_i (1'b1),
  260. .Adc2DataDa0N_i (1'b0),
  261. .Adc2DataDa1P_i (1'b1),
  262. .Adc2DataDa1N_i (1'b0),
  263. .Adc2DataDb0P_i (1'b1),
  264. .Adc2DataDb0N_i (1'b0),
  265. .Adc2DataDb1P_i (1'b1),
  266. .Adc2DataDb1N_i (1'b0),
  267. //------------------------------------------
  268. // .AdcInitMosi_o (),
  269. // .AdcInitClk_o (),
  270. .Adc1InitCs_o (),
  271. .Adc2InitCs_o (),
  272. // .AdcInitRst_o (),
  273. //------------------------------------------
  274. .Mosi_i (mosi_i),
  275. .Sck_i (~sck_i),
  276. .Ss_i (ss_i),
  277. .LpOutClk_o (),
  278. .LpOutFs_o (),
  279. .LpOutData_o (),
  280. //fpga-dsp signals
  281. .StartMeas_i (startCalcCmdReg),
  282. // .StartMeasEvent_o (startMeasS),
  283. .EndMeas_o (endMeas),
  284. .TimersClk_o (),
  285. .Trig6to1_io (),
  286. .Trig6to1Dir_o (),
  287. .DspTrigOut_i (Clk41), //Trig from DSP
  288. .DspTrigIn_o (), //Trig To DSP
  289. // .OverloadS_i (1'b0),
  290. .Overload_o (),
  291. .PortSel_o (),
  292. // .PortSelDir_o (),
  293. //mod out line
  294. .Mod_o (),
  295. //gain lines
  296. .DspReadyForRx_i (1'b0),
  297. // .DspReadyForRxToFpgaS_o (),
  298. .AmpEn_o (), // 0-adc1ChA 1-adc1ChB 2-adc2ChA 3-adc2ChB
  299. .AdcData_i (sin_value[17-:14])
  300. // .AdcData_i (Data_i)
  301. );
  302. parameter IDLE = 2'h0;
  303. parameter CMD = 2'h1;
  304. parameter TX = 2'h2;
  305. parameter PAUSE = 2'h3;
  306. reg [1:0] txCurrState;
  307. reg [1:0] txNextState;
  308. wire txWork = tb_cnt >= 23;
  309. // wire txStop = (cmdCnt >= 90) & (cmdCnt >= 70) & (cmdCnt >= 71);
  310. wire txStop = (cmdCnt >= 251);
  311. reg [6:0] txCnt;
  312. reg [3:0] pauseCnt;
  313. always @(posedge Clk41) begin
  314. if (!rst) begin
  315. if (txCurrState == CMD) begin
  316. if (!txStop) begin
  317. cmdCnt <= cmdCnt+1;
  318. end
  319. end
  320. end else begin
  321. cmdCnt <= 0;
  322. end
  323. end
  324. always @(posedge Clk41) begin
  325. if (!rst) begin
  326. if (txCurrState == TX) begin
  327. txCnt <= txCnt+1;
  328. end else begin
  329. txCnt <= 0;
  330. end
  331. end else begin
  332. txCnt <= 0;
  333. end
  334. end
  335. always @(posedge Clk41) begin
  336. if (!rst) begin
  337. if (txCurrState == PAUSE) begin
  338. pauseCnt <= pauseCnt+1;
  339. end else begin
  340. pauseCnt <= 0;
  341. end
  342. end else begin
  343. pauseCnt <= 0;
  344. end
  345. end
  346. always @(posedge Clk41) begin
  347. if (txCurrState == CMD) begin
  348. if (cmdCnt == 0) begin
  349. DspSpiData <= MeasCmd;
  350. end else if (cmdCnt == 1) begin
  351. DspSpiData <= IfFtwH;
  352. end else if (cmdCnt == 2) begin
  353. DspSpiData <= IfFtwL;
  354. end else if (cmdCnt == 3) begin
  355. DspSpiData <= FilterCorrCmdH;
  356. end else if (cmdCnt == 4) begin
  357. DspSpiData <= FilterCorrCmdL;
  358. end else if (cmdCnt == 5) begin
  359. DspSpiData <= PG1P1DelayRegCmd;
  360. end else if (cmdCnt == 6) begin
  361. DspSpiData <= PG1P2DelayRegCmd;
  362. end else if (cmdCnt == 7) begin
  363. DspSpiData <= PG1P3DelayRegCmd;
  364. end else if (cmdCnt == 8) begin
  365. DspSpiData <= PG1P123DelayRegCmd;
  366. end else if (cmdCnt == 9) begin
  367. DspSpiData <= PG1P1WidthRegCmd;
  368. end else if (cmdCnt == 10) begin
  369. DspSpiData <= PG1P2WidthRegCmd;
  370. end else if (cmdCnt == 11) begin
  371. DspSpiData <= PG1P3WidthRegCmd;
  372. end else if (cmdCnt == 12) begin
  373. DspSpiData <= PG1P123WidthRegCmd;
  374. end else if (cmdCnt == 13) begin
  375. DspSpiData <= PG2P1DelayRegCmd;
  376. end else if (cmdCnt == 14) begin
  377. DspSpiData <= PG2P2DelayRegCmd;
  378. end else if (cmdCnt == 15) begin
  379. DspSpiData <= PG2P3DelayRegCmd;
  380. end else if (cmdCnt == 16) begin
  381. DspSpiData <= PG2P123DelayRegCmd;
  382. end else if (cmdCnt == 17) begin
  383. DspSpiData <= PG2P1WidthRegCmd;
  384. end else if (cmdCnt == 18) begin
  385. DspSpiData <= PG2P2WidthRegCmd;
  386. end else if (cmdCnt == 19) begin
  387. DspSpiData <= PG2P3WidthRegCmd;
  388. end else if (cmdCnt == 20) begin
  389. DspSpiData <= PG2P123WidthRegCmd;
  390. end else if (cmdCnt == 21) begin
  391. DspSpiData <= PG3P1DelayRegCmd;
  392. end else if (cmdCnt == 22) begin
  393. DspSpiData <= PG3P2DelayRegCmd;
  394. end else if (cmdCnt == 23) begin
  395. DspSpiData <= PG3P3DelayRegCmd;
  396. end else if (cmdCnt == 24) begin
  397. DspSpiData <= PG3P123DelayRegCmd;
  398. end else if (cmdCnt == 25) begin
  399. DspSpiData <= PG3P1WidthRegCmd;
  400. end else if (cmdCnt == 26) begin
  401. DspSpiData <= PG3P2WidthRegCmd;
  402. end else if (cmdCnt == 27) begin
  403. DspSpiData <= PG3P3WidthRegCmd;
  404. end else if (cmdCnt == 28) begin
  405. DspSpiData <= PG3P123WidthRegCmd;
  406. end else if (cmdCnt == 29) begin
  407. DspSpiData <= PG4P1DelayRegCmd;
  408. end else if (cmdCnt == 30) begin
  409. DspSpiData <= PG4P2DelayRegCmd;
  410. end else if (cmdCnt == 31) begin
  411. DspSpiData <= PG4P3DelayRegCmd;
  412. end else if (cmdCnt == 32) begin
  413. DspSpiData <= PG4P123DelayRegCmd;
  414. end else if (cmdCnt == 33) begin
  415. DspSpiData <= PG4P1WidthRegCmd;
  416. end else if (cmdCnt == 34) begin
  417. DspSpiData <= PG4P2WidthRegCmd;
  418. end else if (cmdCnt == 35) begin
  419. DspSpiData <= PG4P3WidthRegCmd;
  420. end else if (cmdCnt == 36) begin
  421. DspSpiData <= PG4P123WidthRegCmd;
  422. end else if (cmdCnt == 37) begin
  423. DspSpiData <= PG5P1DelayRegCmd;
  424. end else if (cmdCnt == 38) begin
  425. DspSpiData <= PG5P2DelayRegCmd;
  426. end else if (cmdCnt == 39) begin
  427. DspSpiData <= PG5P3DelayRegCmd;
  428. end else if (cmdCnt == 40) begin
  429. DspSpiData <= PG5P123DelayRegCmd;
  430. end else if (cmdCnt == 41) begin
  431. DspSpiData <= PG5P1WidthRegCmd;
  432. end else if (cmdCnt == 42) begin
  433. DspSpiData <= PG5P2WidthRegCmd;
  434. end else if (cmdCnt == 43) begin
  435. DspSpiData <= PG5P3WidthRegCmd;
  436. end else if (cmdCnt == 44) begin
  437. DspSpiData <= PG5P123WidthRegCmd;
  438. end else if (cmdCnt == 45) begin
  439. DspSpiData <= PG6P1DelayRegCmd;
  440. end else if (cmdCnt == 46) begin
  441. DspSpiData <= PG6P2DelayRegCmd;
  442. end else if (cmdCnt == 47) begin
  443. DspSpiData <= PG6P3DelayRegCmd;
  444. end else if (cmdCnt == 48) begin
  445. DspSpiData <= PG6P123DelayRegCmd;
  446. end else if (cmdCnt == 49) begin
  447. DspSpiData <= PG6P1WidthRegCmd;
  448. end else if (cmdCnt == 50) begin
  449. DspSpiData <= PG6P2WidthRegCmd;
  450. end else if (cmdCnt == 51) begin
  451. DspSpiData <= PG6P3WidthRegCmd;
  452. end else if (cmdCnt == 52) begin
  453. DspSpiData <= PG6P123WidthRegCmd;
  454. end else if (cmdCnt == 53) begin
  455. DspSpiData <= PG7P1DelayRegCmd;
  456. end else if (cmdCnt == 54) begin
  457. DspSpiData <= PG7P2DelayRegCmd;
  458. end else if (cmdCnt == 55) begin
  459. DspSpiData <= PG7P3DelayRegCmd;
  460. end else if (cmdCnt == 56) begin
  461. DspSpiData <= PG7P123DelayRegCmd;
  462. end else if (cmdCnt == 57) begin
  463. DspSpiData <= PG7P1WidthRegCmd;
  464. end else if (cmdCnt == 58) begin
  465. DspSpiData <= PG7P2WidthRegCmd;
  466. end else if (cmdCnt == 59) begin
  467. DspSpiData <= PG7P3WidthRegCmd;
  468. end else if (cmdCnt == 60) begin
  469. DspSpiData <= DitherCmd;
  470. end else if (cmdCnt == 61) begin
  471. DspSpiData <= MeasNum0RegCmd;
  472. end else if (cmdCnt == 62) begin
  473. DspSpiData <= MeasNum1RegCmd;
  474. end else if (cmdCnt == 63) begin
  475. DspSpiData <= PGMode0RegCmd;
  476. end else if (cmdCnt == 64) begin
  477. DspSpiData <= PGMode1RegCmd;
  478. end else if (cmdCnt == 65) begin
  479. DspSpiData <= MuxCtrl1RegCmd;
  480. end else if (cmdCnt == 66) begin
  481. DspSpiData <= MuxCtrl2RegCmd;
  482. end else if (cmdCnt == 67) begin
  483. DspSpiData <= MuxCtrl3RegCmd;
  484. end else if (cmdCnt == 68) begin
  485. DspSpiData <= AdcCtrl;
  486. end else if (cmdCnt == 99) begin
  487. DspSpiData <= {8'h58,24'd100};
  488. end else if (cmdCnt == 100) begin
  489. DspSpiData <= MeasCmdFft;
  490. end else begin
  491. DspSpiData <= 32'hfffffff;
  492. end
  493. end else if (txCurrState == TX) begin
  494. DspSpiData <= DspSpiData<<1;
  495. end
  496. end
  497. always @(posedge Clk41) begin
  498. if (txCurrState == TX) begin
  499. if (txCnt >= 7'd0) begin
  500. mosi_i <= DspSpiData[31];
  501. end else begin
  502. mosi_i <= 1'b1;
  503. end
  504. end else begin
  505. mosi_i <= 1'b1;
  506. end
  507. end
  508. always @(posedge Clk41) begin
  509. if (txCurrState == TX) begin
  510. ss_i <= 1'b0;
  511. end else begin
  512. ss_i <= 1'b1;
  513. end
  514. end
  515. assign sck_i = Clk41;
  516. always @(posedge Clk41) begin
  517. if (rst) begin
  518. txCurrState <= IDLE;
  519. end else begin
  520. txCurrState <= txNextState;
  521. end
  522. end
  523. always @(*) begin
  524. txNextState = IDLE;
  525. case(txCurrState)
  526. IDLE : begin
  527. if (txWork) begin
  528. txNextState = CMD;
  529. end else begin
  530. txNextState = IDLE;
  531. end
  532. end
  533. CMD : begin
  534. if (!txStop) begin
  535. txNextState = TX;
  536. end else begin
  537. txNextState = IDLE;
  538. end
  539. end
  540. TX : begin
  541. if (txCnt==6'd31) begin
  542. txNextState = PAUSE;
  543. end else begin
  544. txNextState = TX;
  545. end
  546. end
  547. PAUSE : begin
  548. if (pauseCnt==4'd10) begin
  549. txNextState = CMD;
  550. end else begin
  551. txNextState = PAUSE;
  552. end
  553. end
  554. endcase
  555. end
  556. reg [13:0] Data_i;
  557. real pi = 3.14159265358;
  558. real phase = 0;
  559. real phaseInc = 0.001;
  560. real signal;
  561. always @ (posedge Clk50)
  562. begin
  563. if (tb_cnt >= 4505)
  564. begin
  565. phase = phase + phaseInc;
  566. phaseInc <= phaseInc + 0.0005;
  567. signal = $sin(2*pi*phase);
  568. Data_i = 2**12 * signal;
  569. end
  570. else
  571. Data_i = 0;
  572. end
  573. endmodule