| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290 |
- set_property PACKAGE_PIN C1 [get_ports Adc1DataDa0P_i]
- set_property PACKAGE_PIN D2 [get_ports Adc1DataDa1P_i]
- set_property PACKAGE_PIN E2 [get_ports Adc1DataDb0P_i]
- set_property PACKAGE_PIN F2 [get_ports Adc1DataDb1P_i]
- set_property PACKAGE_PIN B9 [get_ports Adc2DataDa0P_i]
- set_property PACKAGE_PIN A8 [get_ports Adc2DataDa1P_i]
- set_property PACKAGE_PIN B6 [get_ports Adc2DataDb0P_i]
- set_property PACKAGE_PIN A5 [get_ports Adc2DataDb1P_i]
- #==========================================================================
- # TIMING CONSTRAINTS
- #==========================================================================
- # INPUT CLOCKS
- set_property PACKAGE_PIN C15 [get_ports Clk_i]
- set_property IOSTANDARD LVCMOS25 [get_ports Clk_i]
- create_clock -period 20.000 [get_ports Clk_i]
- #==========================================================================
- # ADC1
- set_property PACKAGE_PIN H1 [get_ports Adc1FclkP_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1FclkP_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1FclkN_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDa0P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDa0N_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDa1P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDa1N_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDb0P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDb0N_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDb1P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc1DataDb1N_i]
- #==========================================================================
- # ADC2
- set_property PACKAGE_PIN A11 [get_ports Adc2FclkP_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2FclkP_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2FclkN_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDa0P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDa0N_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDa1P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDa1N_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDb0P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDb0N_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDb1P_i]
- set_property IOSTANDARD LVDS_25 [get_ports Adc2DataDb1N_i]
- #==========================================================================
- # DSP interface
- set_property PACKAGE_PIN H14 [get_ports Miso_o]
- set_property IOSTANDARD LVCMOS33 [get_ports Miso_o]
- set_property PACKAGE_PIN H15 [get_ports Mosi_i]
- set_property IOSTANDARD LVCMOS33 [get_ports Mosi_i]
- set_property PACKAGE_PIN J12 [get_ports Ss_i]
- set_property IOSTANDARD LVCMOS33 [get_ports Ss_i]
- set_property PACKAGE_PIN M9 [get_ports Sck_i]
- set_property IOSTANDARD LVCMOS33 [get_ports Sck_i]
- #create_clock -period 24.000 [get_ports Sck_i]
- create_clock -period 16.000 [get_ports Sck_i]
- set_property PACKAGE_PIN N12 [get_ports LpOutClk_o]
- set_property IOSTANDARD LVCMOS33 [get_ports LpOutClk_o]
- set_property PACKAGE_PIN P12 [get_ports LpOutFs_o]
- set_property IOSTANDARD LVCMOS33 [get_ports LpOutFs_o]
- set_property PACKAGE_PIN L15 [get_ports {LpOutData_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[0]}]
- set_property PACKAGE_PIN L14 [get_ports {LpOutData_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[1]}]
- set_property PACKAGE_PIN M15 [get_ports {LpOutData_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[2]}]
- set_property PACKAGE_PIN M13 [get_ports {LpOutData_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[3]}]
- set_property PACKAGE_PIN N15 [get_ports {LpOutData_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[4]}]
- set_property PACKAGE_PIN M14 [get_ports {LpOutData_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[5]}]
- set_property PACKAGE_PIN P15 [get_ports {LpOutData_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[6]}]
- set_property PACKAGE_PIN N14 [get_ports {LpOutData_o[7]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[7]}]
- set_property PACKAGE_PIN P14 [get_ports {LpOutData_o[8]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[8]}]
- set_property PACKAGE_PIN R14 [get_ports {LpOutData_o[9]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[9]}]
- set_property PACKAGE_PIN N13 [get_ports {LpOutData_o[10]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[10]}]
- set_property PACKAGE_PIN R13 [get_ports {LpOutData_o[11]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[11]}]
- set_property PACKAGE_PIN R11 [get_ports {LpOutData_o[12]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[12]}]
- set_property PACKAGE_PIN P11 [get_ports {LpOutData_o[13]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[13]}]
- set_property PACKAGE_PIN R10 [get_ports {LpOutData_o[14]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[14]}]
- set_property PACKAGE_PIN P10 [get_ports {LpOutData_o[15]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {LpOutData_o[15]}]
- #==========================================================================
- # ADC SPI
- set_property PACKAGE_PIN B15 [get_ports AdcInitMosi_o]
- set_property IOSTANDARD LVCMOS25 [get_ports AdcInitMosi_o]
- set_property PACKAGE_PIN A13 [get_ports AdcInitClk_o]
- set_property IOSTANDARD LVCMOS25 [get_ports AdcInitClk_o]
- set_property PACKAGE_PIN B14 [get_ports Adc2InitCs_o]
- set_property IOSTANDARD LVCMOS25 [get_ports Adc2InitCs_o]
- set_property PACKAGE_PIN C14 [get_ports Adc1InitCs_o]
- set_property IOSTANDARD LVCMOS25 [get_ports Adc1InitCs_o]
- set_property PACKAGE_PIN A14 [get_ports AdcInitRst_o]
- set_property IOSTANDARD LVCMOS25 [get_ports AdcInitRst_o]
- #
- #==========================================================================
- # OTHER
- set_property PACKAGE_PIN R6 [get_ports Led_o]
- set_property IOSTANDARD LVCMOS33 [get_ports Led_o]
- set_property PACKAGE_PIN N11 [get_ports Overload_o]
- set_property IOSTANDARD LVCMOS33 [get_ports Overload_o]
- set_property PACKAGE_PIN R8 [get_ports OverloadS_i]
- set_property IOSTANDARD LVCMOS33 [get_ports OverloadS_i]
- set_property PACKAGE_PIN M10 [get_ports StartMeas_i]
- set_property IOSTANDARD LVCMOS33 [get_ports StartMeas_i]
- set_property PACKAGE_PIN M8 [get_ports EndMeas_o]
- set_property IOSTANDARD LVCMOS33 [get_ports EndMeas_o]
- set_property PACKAGE_PIN R9 [get_ports StartMeasEvent_o]
- set_property IOSTANDARD LVCMOS33 [get_ports StartMeasEvent_o]
- set_property PACKAGE_PIN L13 [get_ports TimersClk_o]
- set_property IOSTANDARD LVCMOS33 [get_ports TimersClk_o]
- set_property PACKAGE_PIN A2 [get_ports {AmpEn_o[0]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {AmpEn_o[0]}]
- set_property PACKAGE_PIN B2 [get_ports {AmpEn_o[1]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {AmpEn_o[1]}]
- set_property PACKAGE_PIN A3 [get_ports {AmpEn_o[2]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {AmpEn_o[2]}]
- set_property PACKAGE_PIN A4 [get_ports {AmpEn_o[3]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {AmpEn_o[3]}]
- set_property PACKAGE_PIN J1 [get_ports {PortSel_o[0]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSel_o[0]}]
- set_property PACKAGE_PIN J2 [get_ports {PortSel_o[1]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSel_o[1]}]
- set_property PACKAGE_PIN R3 [get_ports {PortSel_o[2]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSel_o[2]}]
- set_property PACKAGE_PIN P3 [get_ports {PortSel_o[3]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSel_o[3]}]
- set_property PACKAGE_PIN F14 [get_ports {PortSelDir_o[0]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSelDir_o[0]}]
- set_property PACKAGE_PIN F15 [get_ports {PortSelDir_o[1]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSelDir_o[1]}]
- set_property PACKAGE_PIN R4 [get_ports {PortSelDir_o[2]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSelDir_o[2]}]
- set_property PACKAGE_PIN M4 [get_ports {PortSelDir_o[3]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {PortSelDir_o[3]}]
- set_property PACKAGE_PIN R7 [get_ports DspReadyForRxToFpgaS_o]
- set_property IOSTANDARD LVCMOS33 [get_ports DspReadyForRxToFpgaS_o]
- set_property PACKAGE_PIN R5 [get_ports DspReadyForRx_i]
- set_property IOSTANDARD LVCMOS33 [get_ports DspReadyForRx_i]
- set_property PACKAGE_PIN P7 [get_ports StartMeasDsp_o]
- set_property IOSTANDARD LVCMOS33 [get_ports StartMeasDsp_o]
- set_property PACKAGE_PIN E14 [get_ports Mod_o]
- set_property IOSTANDARD LVCMOS25 [get_ports Mod_o]
- set_property PACKAGE_PIN K15 [get_ports DspTrigOut_i]
- set_property IOSTANDARD LVCMOS33 [get_ports DspTrigOut_i]
- set_property PACKAGE_PIN K14 [get_ports DspTrigIn_o]
- set_property IOSTANDARD LVCMOS33 [get_ports DspTrigIn_o]
- set_property PACKAGE_PIN D15 [get_ports {Trig6to1_io[0]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1_io[0]}]
- set_property PACKAGE_PIN E15 [get_ports {Trig6to1_io[1]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1_io[1]}]
- set_property PACKAGE_PIN P2 [get_ports {Trig6to1_io[2]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1_io[2]}]
- set_property PACKAGE_PIN N4 [get_ports {Trig6to1_io[3]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1_io[3]}]
- set_property PACKAGE_PIN P1 [get_ports {Trig6to1_io[4]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1_io[4]}]
- set_property PACKAGE_PIN N2 [get_ports {Trig6to1_io[5]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1_io[5]}]
- set_property PACKAGE_PIN C13 [get_ports {Trig6to1Dir_o[0]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1Dir_o[0]}]
- set_property PACKAGE_PIN B13 [get_ports {Trig6to1Dir_o[1]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1Dir_o[1]}]
- set_property PACKAGE_PIN N3 [get_ports {Trig6to1Dir_o[2]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1Dir_o[2]}]
- set_property PACKAGE_PIN R2 [get_ports {Trig6to1Dir_o[3]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1Dir_o[3]}]
- set_property PACKAGE_PIN N1 [get_ports {Trig6to1Dir_o[4]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1Dir_o[4]}]
- set_property PACKAGE_PIN M3 [get_ports {Trig6to1Dir_o[5]}]
- set_property IOSTANDARD LVCMOS25 [get_ports {Trig6to1Dir_o[5]}]
- set_property PACKAGE_PIN M1 [get_ports DitherCtrlCh1_o]
- set_property IOSTANDARD LVCMOS25 [get_ports DitherCtrlCh1_o]
- set_property PACKAGE_PIN M2 [get_ports DitherCtrlCh2_o]
- set_property IOSTANDARD LVCMOS25 [get_ports DitherCtrlCh2_o]
- set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Ss_i_IBUF]
- #set_false_path -from [get_clocks -of_objects [get_pins Clk200Gen/rx_plle2_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins Clk200Gen/rx_plle2_adv_inst/CLKOUT0]]
- create_debug_core u_ila_0 ila
- set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
- set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
- set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
- set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
- set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
- set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
- set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
- set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
- set_property port_width 1 [get_debug_ports u_ila_0/clk]
- connect_debug_port u_ila_0/clk [get_nets [list gclk_BUFG]]
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
- set_property port_width 2 [get_debug_ports u_ila_0/probe0]
- connect_debug_port u_ila_0/probe0 [get_nets [list {ExternalDspInterface/PortSel_i[0]} {ExternalDspInterface/PortSel_i[1]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
- set_property port_width 256 [get_debug_ports u_ila_0/probe1]
- connect_debug_port u_ila_0/probe1 [get_nets [list {ExternalDspInterface/dataForFifo[0]} {ExternalDspInterface/dataForFifo[1]} {ExternalDspInterface/dataForFifo[2]} {ExternalDspInterface/dataForFifo[3]} {ExternalDspInterface/dataForFifo[4]} {ExternalDspInterface/dataForFifo[5]} {ExternalDspInterface/dataForFifo[6]} {ExternalDspInterface/dataForFifo[7]} {ExternalDspInterface/dataForFifo[8]} {ExternalDspInterface/dataForFifo[9]} {ExternalDspInterface/dataForFifo[10]} {ExternalDspInterface/dataForFifo[11]} {ExternalDspInterface/dataForFifo[12]} {ExternalDspInterface/dataForFifo[13]} {ExternalDspInterface/dataForFifo[14]} {ExternalDspInterface/dataForFifo[15]} {ExternalDspInterface/dataForFifo[16]} {ExternalDspInterface/dataForFifo[17]} {ExternalDspInterface/dataForFifo[18]} {ExternalDspInterface/dataForFifo[19]} {ExternalDspInterface/dataForFifo[20]} {ExternalDspInterface/dataForFifo[21]} {ExternalDspInterface/dataForFifo[22]} {ExternalDspInterface/dataForFifo[23]} {ExternalDspInterface/dataForFifo[24]} {ExternalDspInterface/dataForFifo[25]} {ExternalDspInterface/dataForFifo[26]} {ExternalDspInterface/dataForFifo[27]} {ExternalDspInterface/dataForFifo[28]} {ExternalDspInterface/dataForFifo[29]} {ExternalDspInterface/dataForFifo[30]} {ExternalDspInterface/dataForFifo[31]} {ExternalDspInterface/dataForFifo[32]} {ExternalDspInterface/dataForFifo[33]} {ExternalDspInterface/dataForFifo[34]} {ExternalDspInterface/dataForFifo[35]} {ExternalDspInterface/dataForFifo[36]} {ExternalDspInterface/dataForFifo[37]} {ExternalDspInterface/dataForFifo[38]} {ExternalDspInterface/dataForFifo[39]} {ExternalDspInterface/dataForFifo[40]} {ExternalDspInterface/dataForFifo[41]} {ExternalDspInterface/dataForFifo[42]} {ExternalDspInterface/dataForFifo[43]} {ExternalDspInterface/dataForFifo[44]} {ExternalDspInterface/dataForFifo[45]} {ExternalDspInterface/dataForFifo[46]} {ExternalDspInterface/dataForFifo[47]} {ExternalDspInterface/dataForFifo[48]} {ExternalDspInterface/dataForFifo[49]} {ExternalDspInterface/dataForFifo[50]} {ExternalDspInterface/dataForFifo[51]} {ExternalDspInterface/dataForFifo[52]} {ExternalDspInterface/dataForFifo[53]} {ExternalDspInterface/dataForFifo[54]} {ExternalDspInterface/dataForFifo[55]} {ExternalDspInterface/dataForFifo[56]} {ExternalDspInterface/dataForFifo[57]} {ExternalDspInterface/dataForFifo[58]} {ExternalDspInterface/dataForFifo[59]} {ExternalDspInterface/dataForFifo[60]} {ExternalDspInterface/dataForFifo[61]} {ExternalDspInterface/dataForFifo[62]} {ExternalDspInterface/dataForFifo[63]} {ExternalDspInterface/dataForFifo[64]} {ExternalDspInterface/dataForFifo[65]} {ExternalDspInterface/dataForFifo[66]} {ExternalDspInterface/dataForFifo[67]} {ExternalDspInterface/dataForFifo[68]} {ExternalDspInterface/dataForFifo[69]} {ExternalDspInterface/dataForFifo[70]} {ExternalDspInterface/dataForFifo[71]} {ExternalDspInterface/dataForFifo[72]} {ExternalDspInterface/dataForFifo[73]} {ExternalDspInterface/dataForFifo[74]} {ExternalDspInterface/dataForFifo[75]} {ExternalDspInterface/dataForFifo[76]} {ExternalDspInterface/dataForFifo[77]} {ExternalDspInterface/dataForFifo[78]} {ExternalDspInterface/dataForFifo[79]} {ExternalDspInterface/dataForFifo[80]} {ExternalDspInterface/dataForFifo[81]} {ExternalDspInterface/dataForFifo[82]} {ExternalDspInterface/dataForFifo[83]} {ExternalDspInterface/dataForFifo[84]} {ExternalDspInterface/dataForFifo[85]} {ExternalDspInterface/dataForFifo[86]} {ExternalDspInterface/dataForFifo[87]} {ExternalDspInterface/dataForFifo[88]} {ExternalDspInterface/dataForFifo[89]} {ExternalDspInterface/dataForFifo[90]} {ExternalDspInterface/dataForFifo[91]} {ExternalDspInterface/dataForFifo[92]} {ExternalDspInterface/dataForFifo[93]} {ExternalDspInterface/dataForFifo[94]} {ExternalDspInterface/dataForFifo[95]} {ExternalDspInterface/dataForFifo[96]} {ExternalDspInterface/dataForFifo[97]} {ExternalDspInterface/dataForFifo[98]} {ExternalDspInterface/dataForFifo[99]} {ExternalDspInterface/dataForFifo[100]} {ExternalDspInterface/dataForFifo[101]} {ExternalDspInterface/dataForFifo[102]} {ExternalDspInterface/dataForFifo[103]} {ExternalDspInterface/dataForFifo[104]} {ExternalDspInterface/dataForFifo[105]} {ExternalDspInterface/dataForFifo[106]} {ExternalDspInterface/dataForFifo[107]} {ExternalDspInterface/dataForFifo[108]} {ExternalDspInterface/dataForFifo[109]} {ExternalDspInterface/dataForFifo[110]} {ExternalDspInterface/dataForFifo[111]} {ExternalDspInterface/dataForFifo[112]} {ExternalDspInterface/dataForFifo[113]} {ExternalDspInterface/dataForFifo[114]} {ExternalDspInterface/dataForFifo[115]} {ExternalDspInterface/dataForFifo[116]} {ExternalDspInterface/dataForFifo[117]} {ExternalDspInterface/dataForFifo[118]} {ExternalDspInterface/dataForFifo[119]} {ExternalDspInterface/dataForFifo[120]} {ExternalDspInterface/dataForFifo[121]} {ExternalDspInterface/dataForFifo[122]} {ExternalDspInterface/dataForFifo[123]} {ExternalDspInterface/dataForFifo[124]} {ExternalDspInterface/dataForFifo[125]} {ExternalDspInterface/dataForFifo[126]} {ExternalDspInterface/dataForFifo[127]} {ExternalDspInterface/dataForFifo[128]} {ExternalDspInterface/dataForFifo[129]} {ExternalDspInterface/dataForFifo[130]} {ExternalDspInterface/dataForFifo[131]} {ExternalDspInterface/dataForFifo[132]} {ExternalDspInterface/dataForFifo[133]} {ExternalDspInterface/dataForFifo[134]} {ExternalDspInterface/dataForFifo[135]} {ExternalDspInterface/dataForFifo[136]} {ExternalDspInterface/dataForFifo[137]} {ExternalDspInterface/dataForFifo[138]} {ExternalDspInterface/dataForFifo[139]} {ExternalDspInterface/dataForFifo[140]} {ExternalDspInterface/dataForFifo[141]} {ExternalDspInterface/dataForFifo[142]} {ExternalDspInterface/dataForFifo[143]} {ExternalDspInterface/dataForFifo[144]} {ExternalDspInterface/dataForFifo[145]} {ExternalDspInterface/dataForFifo[146]} {ExternalDspInterface/dataForFifo[147]} {ExternalDspInterface/dataForFifo[148]} {ExternalDspInterface/dataForFifo[149]} {ExternalDspInterface/dataForFifo[150]} {ExternalDspInterface/dataForFifo[151]} {ExternalDspInterface/dataForFifo[152]} {ExternalDspInterface/dataForFifo[153]} {ExternalDspInterface/dataForFifo[154]} {ExternalDspInterface/dataForFifo[155]} {ExternalDspInterface/dataForFifo[156]} {ExternalDspInterface/dataForFifo[157]} {ExternalDspInterface/dataForFifo[158]} {ExternalDspInterface/dataForFifo[159]} {ExternalDspInterface/dataForFifo[160]} {ExternalDspInterface/dataForFifo[161]} {ExternalDspInterface/dataForFifo[162]} {ExternalDspInterface/dataForFifo[163]} {ExternalDspInterface/dataForFifo[164]} {ExternalDspInterface/dataForFifo[165]} {ExternalDspInterface/dataForFifo[166]} {ExternalDspInterface/dataForFifo[167]} {ExternalDspInterface/dataForFifo[168]} {ExternalDspInterface/dataForFifo[169]} {ExternalDspInterface/dataForFifo[170]} {ExternalDspInterface/dataForFifo[171]} {ExternalDspInterface/dataForFifo[172]} {ExternalDspInterface/dataForFifo[173]} {ExternalDspInterface/dataForFifo[174]} {ExternalDspInterface/dataForFifo[175]} {ExternalDspInterface/dataForFifo[176]} {ExternalDspInterface/dataForFifo[177]} {ExternalDspInterface/dataForFifo[178]} {ExternalDspInterface/dataForFifo[179]} {ExternalDspInterface/dataForFifo[180]} {ExternalDspInterface/dataForFifo[181]} {ExternalDspInterface/dataForFifo[182]} {ExternalDspInterface/dataForFifo[183]} {ExternalDspInterface/dataForFifo[184]} {ExternalDspInterface/dataForFifo[185]} {ExternalDspInterface/dataForFifo[186]} {ExternalDspInterface/dataForFifo[187]} {ExternalDspInterface/dataForFifo[188]} {ExternalDspInterface/dataForFifo[189]} {ExternalDspInterface/dataForFifo[190]} {ExternalDspInterface/dataForFifo[191]} {ExternalDspInterface/dataForFifo[192]} {ExternalDspInterface/dataForFifo[193]} {ExternalDspInterface/dataForFifo[194]} {ExternalDspInterface/dataForFifo[195]} {ExternalDspInterface/dataForFifo[196]} {ExternalDspInterface/dataForFifo[197]} {ExternalDspInterface/dataForFifo[198]} {ExternalDspInterface/dataForFifo[199]} {ExternalDspInterface/dataForFifo[200]} {ExternalDspInterface/dataForFifo[201]} {ExternalDspInterface/dataForFifo[202]} {ExternalDspInterface/dataForFifo[203]} {ExternalDspInterface/dataForFifo[204]} {ExternalDspInterface/dataForFifo[205]} {ExternalDspInterface/dataForFifo[206]} {ExternalDspInterface/dataForFifo[207]} {ExternalDspInterface/dataForFifo[208]} {ExternalDspInterface/dataForFifo[209]} {ExternalDspInterface/dataForFifo[210]} {ExternalDspInterface/dataForFifo[211]} {ExternalDspInterface/dataForFifo[212]} {ExternalDspInterface/dataForFifo[213]} {ExternalDspInterface/dataForFifo[214]} {ExternalDspInterface/dataForFifo[215]} {ExternalDspInterface/dataForFifo[216]} {ExternalDspInterface/dataForFifo[217]} {ExternalDspInterface/dataForFifo[218]} {ExternalDspInterface/dataForFifo[219]} {ExternalDspInterface/dataForFifo[220]} {ExternalDspInterface/dataForFifo[221]} {ExternalDspInterface/dataForFifo[222]} {ExternalDspInterface/dataForFifo[223]} {ExternalDspInterface/dataForFifo[224]} {ExternalDspInterface/dataForFifo[225]} {ExternalDspInterface/dataForFifo[226]} {ExternalDspInterface/dataForFifo[227]} {ExternalDspInterface/dataForFifo[228]} {ExternalDspInterface/dataForFifo[229]} {ExternalDspInterface/dataForFifo[230]} {ExternalDspInterface/dataForFifo[231]} {ExternalDspInterface/dataForFifo[232]} {ExternalDspInterface/dataForFifo[233]} {ExternalDspInterface/dataForFifo[234]} {ExternalDspInterface/dataForFifo[235]} {ExternalDspInterface/dataForFifo[236]} {ExternalDspInterface/dataForFifo[237]} {ExternalDspInterface/dataForFifo[238]} {ExternalDspInterface/dataForFifo[239]} {ExternalDspInterface/dataForFifo[240]} {ExternalDspInterface/dataForFifo[241]} {ExternalDspInterface/dataForFifo[242]} {ExternalDspInterface/dataForFifo[243]} {ExternalDspInterface/dataForFifo[244]} {ExternalDspInterface/dataForFifo[245]} {ExternalDspInterface/dataForFifo[246]} {ExternalDspInterface/dataForFifo[247]} {ExternalDspInterface/dataForFifo[248]} {ExternalDspInterface/dataForFifo[249]} {ExternalDspInterface/dataForFifo[250]} {ExternalDspInterface/dataForFifo[251]} {ExternalDspInterface/dataForFifo[252]} {ExternalDspInterface/dataForFifo[253]} {ExternalDspInterface/dataForFifo[254]} {ExternalDspInterface/dataForFifo[255]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe2]
- set_property port_width 14 [get_debug_ports u_ila_0/probe2]
- connect_debug_port u_ila_0/probe2 [get_nets [list {ExternalDspInterface/currDataChannel[0]} {ExternalDspInterface/currDataChannel[1]} {ExternalDspInterface/currDataChannel[2]} {ExternalDspInterface/currDataChannel[3]} {ExternalDspInterface/currDataChannel[4]} {ExternalDspInterface/currDataChannel[5]} {ExternalDspInterface/currDataChannel[6]} {ExternalDspInterface/currDataChannel[7]} {ExternalDspInterface/currDataChannel[8]} {ExternalDspInterface/currDataChannel[9]} {ExternalDspInterface/currDataChannel[10]} {ExternalDspInterface/currDataChannel[11]} {ExternalDspInterface/currDataChannel[12]} {ExternalDspInterface/currDataChannel[13]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe3]
- set_property port_width 14 [get_debug_ports u_ila_0/probe3]
- connect_debug_port u_ila_0/probe3 [get_nets [list {ExternalDspInterface/Adc1ChR1Data_i[0]} {ExternalDspInterface/Adc1ChR1Data_i[1]} {ExternalDspInterface/Adc1ChR1Data_i[2]} {ExternalDspInterface/Adc1ChR1Data_i[3]} {ExternalDspInterface/Adc1ChR1Data_i[4]} {ExternalDspInterface/Adc1ChR1Data_i[5]} {ExternalDspInterface/Adc1ChR1Data_i[6]} {ExternalDspInterface/Adc1ChR1Data_i[7]} {ExternalDspInterface/Adc1ChR1Data_i[8]} {ExternalDspInterface/Adc1ChR1Data_i[9]} {ExternalDspInterface/Adc1ChR1Data_i[10]} {ExternalDspInterface/Adc1ChR1Data_i[11]} {ExternalDspInterface/Adc1ChR1Data_i[12]} {ExternalDspInterface/Adc1ChR1Data_i[13]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe4]
- set_property port_width 14 [get_debug_ports u_ila_0/probe4]
- connect_debug_port u_ila_0/probe4 [get_nets [list {ExternalDspInterface/Adc1ChT1Data_i[0]} {ExternalDspInterface/Adc1ChT1Data_i[1]} {ExternalDspInterface/Adc1ChT1Data_i[2]} {ExternalDspInterface/Adc1ChT1Data_i[3]} {ExternalDspInterface/Adc1ChT1Data_i[4]} {ExternalDspInterface/Adc1ChT1Data_i[5]} {ExternalDspInterface/Adc1ChT1Data_i[6]} {ExternalDspInterface/Adc1ChT1Data_i[7]} {ExternalDspInterface/Adc1ChT1Data_i[8]} {ExternalDspInterface/Adc1ChT1Data_i[9]} {ExternalDspInterface/Adc1ChT1Data_i[10]} {ExternalDspInterface/Adc1ChT1Data_i[11]} {ExternalDspInterface/Adc1ChT1Data_i[12]} {ExternalDspInterface/Adc1ChT1Data_i[13]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe5]
- set_property port_width 14 [get_debug_ports u_ila_0/probe5]
- connect_debug_port u_ila_0/probe5 [get_nets [list {ExternalDspInterface/Adc2ChR2Data_i[0]} {ExternalDspInterface/Adc2ChR2Data_i[1]} {ExternalDspInterface/Adc2ChR2Data_i[2]} {ExternalDspInterface/Adc2ChR2Data_i[3]} {ExternalDspInterface/Adc2ChR2Data_i[4]} {ExternalDspInterface/Adc2ChR2Data_i[5]} {ExternalDspInterface/Adc2ChR2Data_i[6]} {ExternalDspInterface/Adc2ChR2Data_i[7]} {ExternalDspInterface/Adc2ChR2Data_i[8]} {ExternalDspInterface/Adc2ChR2Data_i[9]} {ExternalDspInterface/Adc2ChR2Data_i[10]} {ExternalDspInterface/Adc2ChR2Data_i[11]} {ExternalDspInterface/Adc2ChR2Data_i[12]} {ExternalDspInterface/Adc2ChR2Data_i[13]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe6]
- set_property port_width 14 [get_debug_ports u_ila_0/probe6]
- connect_debug_port u_ila_0/probe6 [get_nets [list {ExternalDspInterface/currDataChannelDecim[0]} {ExternalDspInterface/currDataChannelDecim[1]} {ExternalDspInterface/currDataChannelDecim[2]} {ExternalDspInterface/currDataChannelDecim[3]} {ExternalDspInterface/currDataChannelDecim[4]} {ExternalDspInterface/currDataChannelDecim[5]} {ExternalDspInterface/currDataChannelDecim[6]} {ExternalDspInterface/currDataChannelDecim[7]} {ExternalDspInterface/currDataChannelDecim[8]} {ExternalDspInterface/currDataChannelDecim[9]} {ExternalDspInterface/currDataChannelDecim[10]} {ExternalDspInterface/currDataChannelDecim[11]} {ExternalDspInterface/currDataChannelDecim[12]} {ExternalDspInterface/currDataChannelDecim[13]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe7]
- set_property port_width 14 [get_debug_ports u_ila_0/probe7]
- connect_debug_port u_ila_0/probe7 [get_nets [list {ExternalDspInterface/Adc2ChT2Data_i[0]} {ExternalDspInterface/Adc2ChT2Data_i[1]} {ExternalDspInterface/Adc2ChT2Data_i[2]} {ExternalDspInterface/Adc2ChT2Data_i[3]} {ExternalDspInterface/Adc2ChT2Data_i[4]} {ExternalDspInterface/Adc2ChT2Data_i[5]} {ExternalDspInterface/Adc2ChT2Data_i[6]} {ExternalDspInterface/Adc2ChT2Data_i[7]} {ExternalDspInterface/Adc2ChT2Data_i[8]} {ExternalDspInterface/Adc2ChT2Data_i[9]} {ExternalDspInterface/Adc2ChT2Data_i[10]} {ExternalDspInterface/Adc2ChT2Data_i[11]} {ExternalDspInterface/Adc2ChT2Data_i[12]} {ExternalDspInterface/Adc2ChT2Data_i[13]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
- set_property port_width 1 [get_debug_ports u_ila_0/probe8]
- connect_debug_port u_ila_0/probe8 [get_nets [list oscWind]]
- set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
- set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
- set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
- connect_debug_port dbg_hub/clk [get_nets gclk_BUFG]
|