|
|
@@ -40,7 +40,6 @@ module S5443_3Top
|
|
|
input [1:0] SmcBe_i,
|
|
|
input SmcAoe_i,
|
|
|
input [SpiNum-1:0] Ld_i,
|
|
|
- output [SpiNum-1:0] Ld_o,
|
|
|
|
|
|
output Led_o,
|
|
|
|
|
|
@@ -287,6 +286,8 @@ module S5443_3Top
|
|
|
|
|
|
wire [SpiNum-1:0] spiEn;
|
|
|
|
|
|
+ wire [SpiNum-1:0] ldReg;
|
|
|
+
|
|
|
|
|
|
reg [SpiNum-1:0] ssReg;
|
|
|
reg [SpiNum-1:0] ssFlashReg;
|
|
|
@@ -442,14 +443,7 @@ module S5443_3Top
|
|
|
assign fifoTxRst[5] = spi5TxFifoCtrlRR[0];
|
|
|
assign fifoTxRst[6] = spi6TxFifoCtrlRR[0];
|
|
|
|
|
|
- assign Ld_o[0] = GPIOA[16];
|
|
|
- assign Ld_o[1] = GPIOA[17];
|
|
|
- assign Ld_o[2] = GPIOA[18];
|
|
|
- assign Ld_o[3] = GPIOA[19];
|
|
|
- assign Ld_o[4] = GPIOA[20];
|
|
|
- assign Ld_o[5] = GPIOA[21];
|
|
|
- assign Ld_o[6] = GPIOA[22];
|
|
|
- assign LD_o = Ld_o[0]&Ld_o[1]&Ld_o[2]&Ld_o[3]&Ld_o[4]&Ld_o[5]&Ld_o[6];
|
|
|
+ assign LD_o = ldReg[0]&ldReg[1]&ldReg[2]&ldReg[3]&ldReg[4]&ldReg[5]&ldReg[6];
|
|
|
|
|
|
assign wordCntRx[0] = spi0RxFifoCtrlRR[15:8];
|
|
|
assign wordCntRx[1] = spi1RxFifoCtrlRR[15:8];
|
|
|
@@ -679,6 +673,8 @@ module S5443_3Top
|
|
|
.RxFifoCtrlReg5_i(spi5RxFifoCtrlReg),
|
|
|
.RxFifoCtrlReg6_i(spi6RxFifoCtrlReg),
|
|
|
|
|
|
+ .LdReg_i(ldReg),
|
|
|
+
|
|
|
//Spi0
|
|
|
.Spi0CtrlReg_o(spi0Ctrl),
|
|
|
.Spi0ClkReg_o(spi0Clk),
|