| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232 |
- set_property PACKAGE_PIN C15 [get_ports {Addr_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[0]}]
- set_property PACKAGE_PIN C13 [get_ports {Addr_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[1]}]
- set_property PACKAGE_PIN D15 [get_ports {Addr_i[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[2]}]
- set_property PACKAGE_PIN C14 [get_ports {Addr_i[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[3]}]
- set_property PACKAGE_PIN E15 [get_ports {Addr_i[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[4]}]
- set_property PACKAGE_PIN D13 [get_ports {Addr_i[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[5]}]
- set_property PACKAGE_PIN F15 [get_ports {Addr_i[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[6]}]
- set_property PACKAGE_PIN E14 [get_ports {Addr_i[7]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[7]}]
- set_property PACKAGE_PIN J15 [get_ports {Addr_i[8]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[8]}]
- set_property PACKAGE_PIN F14 [get_ports {Addr_i[9]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[9]}]
- set_property PACKAGE_PIN K15 [get_ports {Addr_i[10]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Addr_i[10]}]
- set_property PACKAGE_PIN B15 [get_ports {Data_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[0]}]
- set_property PACKAGE_PIN B14 [get_ports {Data_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[1]}]
- set_property PACKAGE_PIN B11 [get_ports {Data_i[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[2]}]
- set_property PACKAGE_PIN B12 [get_ports {Data_i[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[3]}]
- set_property PACKAGE_PIN A12 [get_ports {Data_i[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[4]}]
- set_property PACKAGE_PIN B9 [get_ports {Data_i[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[5]}]
- set_property PACKAGE_PIN K14 [get_ports {Data_i[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[6]}]
- set_property PACKAGE_PIN A11 [get_ports {Data_i[7]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[7]}]
- set_property PACKAGE_PIN A6 [get_ports {Data_i[8]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[8]}]
- set_property PACKAGE_PIN A13 [get_ports {Data_i[9]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[9]}]
- set_property PACKAGE_PIN A10 [get_ports {Data_i[10]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[10]}]
- set_property PACKAGE_PIN B6 [get_ports {Data_i[11]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[11]}]
- set_property PACKAGE_PIN A5 [get_ports {Data_i[12]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[12]}]
- set_property PACKAGE_PIN B10 [get_ports {Data_i[13]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[13]}]
- set_property PACKAGE_PIN A8 [get_ports {Data_i[14]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[14]}]
- set_property PACKAGE_PIN A14 [get_ports {Data_i[15]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Data_i[15]}]
- set_property PACKAGE_PIN C6 [get_ports Led_o]
- set_property IOSTANDARD LVCMOS33 [get_ports Led_o]
- set_property PACKAGE_PIN A9 [get_ports writeEn_i]
- set_property IOSTANDARD LVCMOS33 [get_ports writeEn_i]
- set_property PACKAGE_PIN C5 [get_ports readEn_i]
- set_property IOSTANDARD LVCMOS33 [get_ports readEn_i]
- set_property PACKAGE_PIN C8 [get_ports outputEn_i]
- set_property IOSTANDARD LVCMOS33 [get_ports outputEn_i]
- set_property PACKAGE_PIN L15 [get_ports {BE_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {BE_i[1]}]
- set_property PACKAGE_PIN L14 [get_ports {BE_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {BE_i[0]}]
- #==========================================================================
- # SPI INTERFACES
- #SPI0
- set_property PACKAGE_PIN K1 [get_ports {Sck_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[0]}]
- set_property PACKAGE_PIN H1 [get_ports {Ss_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[0]}]
- set_property PACKAGE_PIN J1 [get_ports {Mosi0_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[0]}]
- set_property PACKAGE_PIN J3 [get_ports {Mosi1_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Miso1_o[0]}]
- set_property PACKAGE_PIN H2 [get_ports {Mosi2_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[0]}]
- set_property PACKAGE_PIN L1 [get_ports {Mosi3_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[0]}]
- set_property PACKAGE_PIN J2 [get_ports {SpiRs_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_i[0]}]
- #SPI1
- set_property PACKAGE_PIN N2 [get_ports {Sck_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[1]}]
- set_property PACKAGE_PIN N4 [get_ports {Ss_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[1]}]
- set_property PACKAGE_PIN N3 [get_ports {Mosi0_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[1]}]
- set_property PACKAGE_PIN R2 [get_ports {Mosi1_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Miso1_o[1]}]
- set_property PACKAGE_PIN N1 [get_ports {Mosi2_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[1]}]
- set_property PACKAGE_PIN M2 [get_ports {Mosi3_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[1]}]
- set_property PACKAGE_PIN P2 [get_ports {SpiRst_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_i[1]}]
- #SPI2
- set_property PACKAGE_PIN E2 [get_ports {Sck_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[2]}]
- set_property PACKAGE_PIN E1 [get_ports {Ss_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[2]}]
- set_property PACKAGE_PIN D1 [get_ports {Mosi0_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[2]}]
- set_property PACKAGE_PIN D2 [get_ports {Mosi1_i[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Miso1_o[2]}]
- set_property PACKAGE_PIN F2 [get_ports {Mosi2_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[2]}]
- set_property PACKAGE_PIN G1 [get_ports {Mosi3_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[2]}]
- set_property PACKAGE_PIN E3 [get_ports {SpiRst_i[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_i[2]}]
- #SPI3
- set_property PACKAGE_PIN R10 [get_ports {Sck_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[3]}]
- set_property PACKAGE_PIN P10 [get_ports {Ss_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[3]}]
- set_property PACKAGE_PIN N8 [get_ports {Mosi0_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[3]}]
- set_property PACKAGE_PIN R8 [get_ports {Mosi1_i[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Miso1_o[3]}]
- set_property PACKAGE_PIN R11 [get_ports {Mosi2_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[3]}]
- set_property PACKAGE_PIN P11 [get_ports {Mosi3_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[3]}]
- set_property PACKAGE_PIN R9 [get_ports {SpiRst_i[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_i[3]}]
- #SPI4
- set_property PACKAGE_PIN R14 [get_ports {Sck_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[4]}]
- set_property PACKAGE_PIN N14 [get_ports {Ss_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[4]}]
- set_property PACKAGE_PIN R13 [get_ports {Mosi0_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[4]}]
- set_property PACKAGE_PIN P12 [get_ports {Mosi1_i[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi_o[4]}]
- set_property PACKAGE_PIN M15 [get_ports {Mosi2_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[4]}]
- set_property PACKAGE_PIN M14 [get_ports {Mosi3_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[4]}]
- set_property PACKAGE_PIN N15 [get_ports {SpiRst_i[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_i[4]}]
- #SPI5
- set_property PACKAGE_PIN P6 [get_ports {Sck_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[5]}]
- set_property PACKAGE_PIN R5 [get_ports {Ss_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[5]}]
- set_property PACKAGE_PIN R4 [get_ports {Mosi0_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[5]}]
- set_property PACKAGE_PIN R3 [get_ports {Mosi1_i[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Miso1_o[5]}]
- set_property PACKAGE_PIN N7 [get_ports {Mosi2_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[5]}]
- set_property PACKAGE_PIN R7 [get_ports {Mosi3_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[5]}]
- set_property PACKAGE_PIN N6 [get_ports {SpiRst_i[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_i[5]}]
- #SPI6
- set_property PACKAGE_PIN B5 [get_ports {Sck_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[6]}]
- set_property PACKAGE_PIN B3 [get_ports {Ss_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[6]}]
- set_property PACKAGE_PIN B1 [get_ports {Mosi0_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[6]}]
- set_property PACKAGE_PIN C4 [get_ports {Mosi1_i[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Miso1_o[6]}]
- set_property PACKAGE_PIN B4 [get_ports {Mosi2_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[6]}]
- set_property PACKAGE_PIN A3 [get_ports {Mosi3_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[6]}]
- set_property PACKAGE_PIN A2 [get_ports {SpiRst_i[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_i[6]}]
- #==========================================================================
- # INPUT CLOCKS
- set_property PACKAGE_PIN M10 [get_ports Clk123_i]
- set_property IOSTANDARD LVCMOS33 [get_ports Clk123_i]
- create_clock -period 8.130 -name Clk123_i -waveform {0.000 4.065} -add [get_ports Clk123_i]
- set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Clk123_i_IBUF]
- set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets writeEn_i_IBUF]
- set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets readEn_i_IBUF]
|