| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486 |
- set_property PACKAGE_PIN C15 [get_ports {SmcAddr_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[0]}]
- set_property PACKAGE_PIN C13 [get_ports {SmcAddr_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[1]}]
- set_property PACKAGE_PIN D15 [get_ports {SmcAddr_i[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[2]}]
- set_property PACKAGE_PIN C14 [get_ports {SmcAddr_i[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[3]}]
- set_property PACKAGE_PIN E15 [get_ports {SmcAddr_i[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[4]}]
- set_property PACKAGE_PIN D13 [get_ports {SmcAddr_i[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[5]}]
- set_property PACKAGE_PIN F15 [get_ports {SmcAddr_i[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[6]}]
- set_property PACKAGE_PIN E14 [get_ports {SmcAddr_i[7]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[7]}]
- set_property PACKAGE_PIN J15 [get_ports {SmcAddr_i[8]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[8]}]
- set_property PACKAGE_PIN F14 [get_ports {SmcAddr_i[9]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[9]}]
- set_property PACKAGE_PIN K15 [get_ports {SmcAddr_i[10]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[10]}]
- set_property PACKAGE_PIN B15 [get_ports {SmcData_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[0]}]
- set_property PACKAGE_PIN B14 [get_ports {SmcData_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[1]}]
- set_property PACKAGE_PIN B11 [get_ports {SmcData_i[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[2]}]
- set_property PACKAGE_PIN B12 [get_ports {SmcData_i[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[3]}]
- set_property PACKAGE_PIN A12 [get_ports {SmcData_i[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[4]}]
- set_property PACKAGE_PIN B9 [get_ports {SmcData_i[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[5]}]
- set_property PACKAGE_PIN K14 [get_ports {SmcData_i[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[6]}]
- set_property PACKAGE_PIN A11 [get_ports {SmcData_i[7]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[7]}]
- set_property PACKAGE_PIN A6 [get_ports {SmcData_i[8]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[8]}]
- set_property PACKAGE_PIN A13 [get_ports {SmcData_i[9]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[9]}]
- set_property PACKAGE_PIN A10 [get_ports {SmcData_i[10]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[10]}]
- set_property PACKAGE_PIN B6 [get_ports {SmcData_i[11]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[11]}]
- set_property PACKAGE_PIN A5 [get_ports {SmcData_i[12]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[12]}]
- set_property PACKAGE_PIN B10 [get_ports {SmcData_i[13]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[13]}]
- set_property PACKAGE_PIN A8 [get_ports {SmcData_i[14]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[14]}]
- set_property PACKAGE_PIN A14 [get_ports {SmcData_i[15]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[15]}]
- set_property PACKAGE_PIN B13 [get_ports SmcAmsN_i]
- set_property IOSTANDARD LVCMOS33 [get_ports SmcAmsN_i]
- set_property PACKAGE_PIN C6 [get_ports Led_o]
- set_property IOSTANDARD LVCMOS33 [get_ports Led_o]
- set_property PACKAGE_PIN A9 [get_ports SmcAwe_i]
- set_property IOSTANDARD LVCMOS33 [get_ports SmcAwe_i]
- set_property PACKAGE_PIN C5 [get_ports SmcAre_i]
- set_property IOSTANDARD LVCMOS33 [get_ports SmcAre_i]
- set_property PACKAGE_PIN C8 [get_ports SmcAoe_i]
- set_property IOSTANDARD LVCMOS33 [get_ports SmcAoe_i]
- set_property PACKAGE_PIN L15 [get_ports {SmcBe_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcBe_i[1]}]
- set_property PACKAGE_PIN L14 [get_ports {SmcBe_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SmcBe_i[0]}]
- #==========================================================================
- # SPI INTERFACES
- #SPI0
- set_property PACKAGE_PIN K1 [get_ports {Sck_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[0]}]
- set_property PACKAGE_PIN H1 [get_ports {Ss_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[0]}]
- set_property PACKAGE_PIN K2 [get_ports {SsFlash_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[0]}]
- set_property PACKAGE_PIN J1 [get_ports {Mosi0_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[0]}]
- set_property PACKAGE_PIN J3 [get_ports {Mosi1_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[0]}]
- set_property PACKAGE_PIN F2 [get_ports {Mosi2_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[0]}]
- set_property PACKAGE_PIN L1 [get_ports {Mosi3_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[0]}]
- set_property PACKAGE_PIN J2 [get_ports {SpiRst_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[0]}]
- set_property PACKAGE_PIN M13 [get_ports {Ld_i[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[0]}]
- set_property PACKAGE_PIN H2 [get_ports {SpiDir_o[0]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[0]}]
- #SPI1
- set_property PACKAGE_PIN N2 [get_ports {Sck_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[1]}]
- set_property PACKAGE_PIN N4 [get_ports {Ss_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[1]}]
- set_property PACKAGE_PIN P1 [get_ports {SsFlash_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[1]}]
- set_property PACKAGE_PIN N3 [get_ports {Mosi0_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[1]}]
- set_property PACKAGE_PIN R2 [get_ports {Mosi1_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[1]}]
- set_property PACKAGE_PIN N1 [get_ports {Mosi2_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[1]}]
- set_property PACKAGE_PIN M2 [get_ports {Mosi3_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[1]}]
- set_property PACKAGE_PIN P2 [get_ports {SpiRst_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[1]}]
- set_property PACKAGE_PIN N11 [get_ports {Ld_i[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[1]}]
- set_property PACKAGE_PIN M1 [get_ports {SpiDir_o[1]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[1]}]
- #SPI2
- set_property PACKAGE_PIN E2 [get_ports {Sck_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[2]}]
- set_property PACKAGE_PIN E1 [get_ports {Ss_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[2]}]
- set_property PACKAGE_PIN F1 [get_ports {SsFlash_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[2]}]
- set_property PACKAGE_PIN D1 [get_ports {Mosi0_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[2]}]
- set_property PACKAGE_PIN D2 [get_ports {Mosi1_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[2]}]
- set_property PACKAGE_PIN F2 [get_ports {Mosi2_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[2]}]
- set_property PACKAGE_PIN G1 [get_ports {Mosi3_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[2]}]
- set_property PACKAGE_PIN E3 [get_ports {SpiRst_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[2]}]
- set_property PACKAGE_PIN N9 [get_ports {Ld_i[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[2]}]
- set_property PACKAGE_PIN C1 [get_ports {SpiDir_o[2]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[2]}]
- #SPI3
- set_property PACKAGE_PIN R10 [get_ports {Sck_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[3]}]
- set_property PACKAGE_PIN P10 [get_ports {Ss_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[3]}]
- set_property PACKAGE_PIN N10 [get_ports {SsFlash_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[3]}]
- set_property PACKAGE_PIN N8 [get_ports {Mosi0_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[3]}]
- set_property PACKAGE_PIN R8 [get_ports {Mosi1_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[3]}]
- set_property PACKAGE_PIN R11 [get_ports {Mosi2_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[3]}]
- set_property PACKAGE_PIN P11 [get_ports {Mosi3_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[3]}]
- set_property PACKAGE_PIN R9 [get_ports {SpiRst_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[3]}]
- set_property PACKAGE_PIN N13 [get_ports {Ld_i[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[3]}]
- set_property PACKAGE_PIN P7 [get_ports {SpiDir_o[3]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[3]}]
- #SPI4
- set_property PACKAGE_PIN R14 [get_ports {Sck_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[4]}]
- set_property PACKAGE_PIN N14 [get_ports {Ss_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[4]}]
- set_property PACKAGE_PIN P14 [get_ports {SsFlash_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[4]}]
- set_property PACKAGE_PIN R13 [get_ports {Mosi0_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[4]}]
- set_property PACKAGE_PIN P12 [get_ports {Mosi1_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[4]}]
- set_property PACKAGE_PIN M15 [get_ports {Mosi2_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[4]}]
- set_property PACKAGE_PIN M14 [get_ports {Mosi3_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[4]}]
- set_property PACKAGE_PIN N15 [get_ports {SpiRst_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[4]}]
- set_property PACKAGE_PIN P15 [get_ports {Ld_i[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[4]}]
- set_property PACKAGE_PIN R12 [get_ports {SpiDir_o[4]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[4]}]
- #SPI5
- set_property PACKAGE_PIN P6 [get_ports {Sck_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[5]}]
- set_property PACKAGE_PIN R5 [get_ports {Ss_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[5]}]
- set_property PACKAGE_PIN R6 [get_ports {SsFlash_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[5]}]
- set_property PACKAGE_PIN R4 [get_ports {Mosi0_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[5]}]
- set_property PACKAGE_PIN R3 [get_ports {Mosi1_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[5]}]
- set_property PACKAGE_PIN N7 [get_ports {Mosi2_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[5]}]
- set_property PACKAGE_PIN R7 [get_ports {Mosi3_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[5]}]
- set_property PACKAGE_PIN N6 [get_ports {SpiRst_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[5]}]
- set_property PACKAGE_PIN N12 [get_ports {Ld_i[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[5]}]
- set_property PACKAGE_PIN R3 [get_ports {SpiDir_o[5]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[5]}]
- #SPI6
- set_property PACKAGE_PIN B5 [get_ports {Sck_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[6]}]
- set_property PACKAGE_PIN B3 [get_ports {Ss_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[6]}]
- set_property PACKAGE_PIN A4 [get_ports {SsFlash_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[6]}]
- set_property PACKAGE_PIN B1 [get_ports {Mosi0_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[6]}]
- set_property PACKAGE_PIN C4 [get_ports {Mosi1_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[6]}]
- set_property PACKAGE_PIN B4 [get_ports {Mosi2_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[6]}]
- set_property PACKAGE_PIN A3 [get_ports {Mosi3_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[6]}]
- set_property PACKAGE_PIN A2 [get_ports {SpiRst_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[6]}]
- set_property PACKAGE_PIN M8 [get_ports {Ld_i[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[6]}]
- set_property PACKAGE_PIN B2 [get_ports {SpiDir_o[6]}]
- set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[6]}]
- set_property PACKAGE_PIN M7 [get_ports LD_o]
- set_property IOSTANDARD LVCMOS33 [get_ports LD_o]
- #==========================================================================
- # INPUT CLOCKS
- set_property PACKAGE_PIN M10 [get_ports Clk123_i]
- set_property IOSTANDARD LVCMOS33 [get_ports Clk123_i]
- create_clock -period 8.130 -name Clk123_i -waveform {0.000 4.065} -add [get_ports Clk123_i]
- set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Clk123_i_IBUF]
- # set ClkDiv_inst_input [[get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKIN1]]
- # set ClkDiv_inst_output [[get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
- set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
- connect_debug_port u_ila_0/probe2 [get_nets [list {SpiTxRxEn[0]} {SpiTxRxEn[1]} {SpiTxRxEn[2]} {SpiTxRxEn[3]} {SpiTxRxEn[4]} {SpiTxRxEn[5]} {SpiTxRxEn[6]}]]
- connect_debug_port u_ila_0/probe9 [get_nets [list Mosi0Q_0]]
- connect_debug_port u_ila_0/probe19 [get_nets [list valToTxQ_0]]
- # set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] 10.000
- connect_debug_port u_ila_0/probe11 [get_nets [list Mosi0Q]]
- connect_debug_port u_ila_0/probe12 [get_nets [list SckQ_0]]
- connect_debug_port u_ila_0/probe18 [get_nets [list SsQ_0]]
- create_debug_core u_ila_0 ila
- set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
- set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
- set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
- set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
- set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
- set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
- set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
- set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
- set_property port_width 1 [get_debug_ports u_ila_0/clk]
- connect_debug_port u_ila_0/clk [get_nets [list gclk]]
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
- set_property port_width 1 [get_debug_ports u_ila_0/probe0]
- connect_debug_port u_ila_0/probe0 [get_nets [list {Mosi1_o_OBUF[0]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe1]
- set_property port_width 16 [get_debug_ports u_ila_0/probe1]
- connect_debug_port u_ila_0/probe1 [get_nets [list {muxedData[0]} {muxedData[1]} {muxedData[2]} {muxedData[3]} {muxedData[4]} {muxedData[5]} {muxedData[6]} {muxedData[7]} {muxedData[8]} {muxedData[9]} {muxedData[10]} {muxedData[11]} {muxedData[12]} {muxedData[13]} {muxedData[14]} {muxedData[15]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe2]
- set_property port_width 2 [get_debug_ports u_ila_0/probe2]
- connect_debug_port u_ila_0/probe2 [get_nets [list {SmcBe_i_IBUF[0]} {SmcBe_i_IBUF[1]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe3]
- set_property port_width 1 [get_debug_ports u_ila_0/probe3]
- connect_debug_port u_ila_0/probe3 [get_nets [list {Ss_o_OBUF[0]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe4]
- set_property port_width 16 [get_debug_ports u_ila_0/probe4]
- connect_debug_port u_ila_0/probe4 [get_nets [list {smcData[0]} {smcData[1]} {smcData[2]} {smcData[3]} {smcData[4]} {smcData[5]} {smcData[6]} {smcData[7]} {smcData[8]} {smcData[9]} {smcData[10]} {smcData[11]} {smcData[12]} {smcData[13]} {smcData[14]} {smcData[15]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe5]
- set_property port_width 1 [get_debug_ports u_ila_0/probe5]
- connect_debug_port u_ila_0/probe5 [get_nets [list {Mosi2_o_OBUF[0]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe6]
- set_property port_width 32 [get_debug_ports u_ila_0/probe6]
- connect_debug_port u_ila_0/probe6 [get_nets [list {toFifoData[0]} {toFifoData[1]} {toFifoData[2]} {toFifoData[3]} {toFifoData[4]} {toFifoData[5]} {toFifoData[6]} {toFifoData[7]} {toFifoData[8]} {toFifoData[9]} {toFifoData[10]} {toFifoData[11]} {toFifoData[12]} {toFifoData[13]} {toFifoData[14]} {toFifoData[15]} {toFifoData[16]} {toFifoData[17]} {toFifoData[18]} {toFifoData[19]} {toFifoData[20]} {toFifoData[21]} {toFifoData[22]} {toFifoData[23]} {toFifoData[24]} {toFifoData[25]} {toFifoData[26]} {toFifoData[27]} {toFifoData[28]} {toFifoData[29]} {toFifoData[30]} {toFifoData[31]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe7]
- set_property port_width 32 [get_debug_ports u_ila_0/probe7]
- connect_debug_port u_ila_0/probe7 [get_nets [list {toSpiData[0][31]} {toSpiData[0][30]} {toSpiData[0][29]} {toSpiData[0][28]} {toSpiData[0][27]} {toSpiData[0][26]} {toSpiData[0][25]} {toSpiData[0][24]} {toSpiData[0][23]} {toSpiData[0][22]} {toSpiData[0][21]} {toSpiData[0][20]} {toSpiData[0][19]} {toSpiData[0][18]} {toSpiData[0][17]} {toSpiData[0][16]} {toSpiData[0][15]} {toSpiData[0][14]} {toSpiData[0][13]} {toSpiData[0][12]} {toSpiData[0][11]} {toSpiData[0][10]} {toSpiData[0][9]} {toSpiData[0][8]} {toSpiData[0][7]} {toSpiData[0][6]} {toSpiData[0][5]} {toSpiData[0][4]} {toSpiData[0][3]} {toSpiData[0][2]} {toSpiData[0][1]} {toSpiData[0][0]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe8]
- set_property port_width 1 [get_debug_ports u_ila_0/probe8]
- connect_debug_port u_ila_0/probe8 [get_nets [list {Mosi3_o_OBUF[0]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe9]
- set_property port_width 11 [get_debug_ports u_ila_0/probe9]
- connect_debug_port u_ila_0/probe9 [get_nets [list {SmcAddr_i_IBUF[0]} {SmcAddr_i_IBUF[1]} {SmcAddr_i_IBUF[2]} {SmcAddr_i_IBUF[3]} {SmcAddr_i_IBUF[4]} {SmcAddr_i_IBUF[5]} {SmcAddr_i_IBUF[6]} {SmcAddr_i_IBUF[7]} {SmcAddr_i_IBUF[8]} {SmcAddr_i_IBUF[9]} {SmcAddr_i_IBUF[10]}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe10]
- set_property port_width 1 [get_debug_ports u_ila_0/probe10]
- connect_debug_port u_ila_0/probe10 [get_nets [list {SpiGen[0].DataFifoWrapper/emptyFlagTx}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe11]
- set_property port_width 1 [get_debug_ports u_ila_0/probe11]
- connect_debug_port u_ila_0/probe11 [get_nets [list {SpiGen[0].DataFifoWrapper/fullFlagTx}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe12]
- set_property port_width 1 [get_debug_ports u_ila_0/probe12]
- connect_debug_port u_ila_0/probe12 [get_nets [list Mosi0R]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe13]
- set_property port_width 1 [get_debug_ports u_ila_0/probe13]
- connect_debug_port u_ila_0/probe13 [get_nets [list SckQ]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe14]
- set_property port_width 1 [get_debug_ports u_ila_0/probe14]
- connect_debug_port u_ila_0/probe14 [get_nets [list SckR_0]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe15]
- set_property port_width 1 [get_debug_ports u_ila_0/probe15]
- connect_debug_port u_ila_0/probe15 [get_nets [list SmcAoe_i_IBUF]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
- set_property port_width 1 [get_debug_ports u_ila_0/probe16]
- connect_debug_port u_ila_0/probe16 [get_nets [list SmcAre_i_IBUF]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
- set_property port_width 1 [get_debug_ports u_ila_0/probe17]
- connect_debug_port u_ila_0/probe17 [get_nets [list SmcAwe_i_IBUF]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe18]
- set_property port_width 1 [get_debug_ports u_ila_0/probe18]
- connect_debug_port u_ila_0/probe18 [get_nets [list SpiTxRxEn]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe19]
- set_property port_width 1 [get_debug_ports u_ila_0/probe19]
- connect_debug_port u_ila_0/probe19 [get_nets [list SsQ]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe20]
- set_property port_width 1 [get_debug_ports u_ila_0/probe20]
- connect_debug_port u_ila_0/probe20 [get_nets [list SsR_0]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
- set_property port_width 1 [get_debug_ports u_ila_0/probe21]
- connect_debug_port u_ila_0/probe21 [get_nets [list {SpiGen[0].QuadSPIm_inst/Start_i}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe22]
- set_property port_width 1 [get_debug_ports u_ila_0/probe22]
- connect_debug_port u_ila_0/probe22 [get_nets [list {SpiGen[0].DataFifoWrapper/ToFifoVal_i}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
- set_property port_width 1 [get_debug_ports u_ila_0/probe23]
- connect_debug_port u_ila_0/probe23 [get_nets [list {SpiGen[0].DataFifoWrapper/txFifoRdEn}]]
- create_debug_port u_ila_0 probe
- set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
- set_property port_width 1 [get_debug_ports u_ila_0/probe24]
- connect_debug_port u_ila_0/probe24 [get_nets [list {SpiGen[0].DataFifoWrapper/txFifoWrEn}]]
- set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
- set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
- set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
- connect_debug_port dbg_hub/clk [get_nets gclk]
|