S5443_3.xdc 29 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486
  1. set_property PACKAGE_PIN C15 [get_ports {SmcAddr_i[0]}]
  2. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[0]}]
  3. set_property PACKAGE_PIN C13 [get_ports {SmcAddr_i[1]}]
  4. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[1]}]
  5. set_property PACKAGE_PIN D15 [get_ports {SmcAddr_i[2]}]
  6. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[2]}]
  7. set_property PACKAGE_PIN C14 [get_ports {SmcAddr_i[3]}]
  8. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[3]}]
  9. set_property PACKAGE_PIN E15 [get_ports {SmcAddr_i[4]}]
  10. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[4]}]
  11. set_property PACKAGE_PIN D13 [get_ports {SmcAddr_i[5]}]
  12. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[5]}]
  13. set_property PACKAGE_PIN F15 [get_ports {SmcAddr_i[6]}]
  14. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[6]}]
  15. set_property PACKAGE_PIN E14 [get_ports {SmcAddr_i[7]}]
  16. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[7]}]
  17. set_property PACKAGE_PIN J15 [get_ports {SmcAddr_i[8]}]
  18. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[8]}]
  19. set_property PACKAGE_PIN F14 [get_ports {SmcAddr_i[9]}]
  20. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[9]}]
  21. set_property PACKAGE_PIN K15 [get_ports {SmcAddr_i[10]}]
  22. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[10]}]
  23. set_property PACKAGE_PIN B15 [get_ports {SmcData_i[0]}]
  24. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[0]}]
  25. set_property PACKAGE_PIN B14 [get_ports {SmcData_i[1]}]
  26. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[1]}]
  27. set_property PACKAGE_PIN B11 [get_ports {SmcData_i[2]}]
  28. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[2]}]
  29. set_property PACKAGE_PIN B12 [get_ports {SmcData_i[3]}]
  30. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[3]}]
  31. set_property PACKAGE_PIN A12 [get_ports {SmcData_i[4]}]
  32. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[4]}]
  33. set_property PACKAGE_PIN B9 [get_ports {SmcData_i[5]}]
  34. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[5]}]
  35. set_property PACKAGE_PIN K14 [get_ports {SmcData_i[6]}]
  36. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[6]}]
  37. set_property PACKAGE_PIN A11 [get_ports {SmcData_i[7]}]
  38. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[7]}]
  39. set_property PACKAGE_PIN A6 [get_ports {SmcData_i[8]}]
  40. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[8]}]
  41. set_property PACKAGE_PIN A13 [get_ports {SmcData_i[9]}]
  42. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[9]}]
  43. set_property PACKAGE_PIN A10 [get_ports {SmcData_i[10]}]
  44. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[10]}]
  45. set_property PACKAGE_PIN B6 [get_ports {SmcData_i[11]}]
  46. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[11]}]
  47. set_property PACKAGE_PIN A5 [get_ports {SmcData_i[12]}]
  48. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[12]}]
  49. set_property PACKAGE_PIN B10 [get_ports {SmcData_i[13]}]
  50. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[13]}]
  51. set_property PACKAGE_PIN A8 [get_ports {SmcData_i[14]}]
  52. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[14]}]
  53. set_property PACKAGE_PIN A14 [get_ports {SmcData_i[15]}]
  54. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[15]}]
  55. set_property PACKAGE_PIN B13 [get_ports SmcAmsN_i]
  56. set_property IOSTANDARD LVCMOS33 [get_ports SmcAmsN_i]
  57. set_property PACKAGE_PIN C6 [get_ports Led_o]
  58. set_property IOSTANDARD LVCMOS33 [get_ports Led_o]
  59. set_property PACKAGE_PIN A9 [get_ports SmcAwe_i]
  60. set_property IOSTANDARD LVCMOS33 [get_ports SmcAwe_i]
  61. set_property PACKAGE_PIN C5 [get_ports SmcAre_i]
  62. set_property IOSTANDARD LVCMOS33 [get_ports SmcAre_i]
  63. set_property PACKAGE_PIN C8 [get_ports SmcAoe_i]
  64. set_property IOSTANDARD LVCMOS33 [get_ports SmcAoe_i]
  65. set_property PACKAGE_PIN L15 [get_ports {SmcBe_i[1]}]
  66. set_property IOSTANDARD LVCMOS33 [get_ports {SmcBe_i[1]}]
  67. set_property PACKAGE_PIN L14 [get_ports {SmcBe_i[0]}]
  68. set_property IOSTANDARD LVCMOS33 [get_ports {SmcBe_i[0]}]
  69. #==========================================================================
  70. # SPI INTERFACES
  71. #SPI0
  72. set_property PACKAGE_PIN K1 [get_ports {Sck_o[0]}]
  73. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[0]}]
  74. set_property PACKAGE_PIN H1 [get_ports {Ss_o[0]}]
  75. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[0]}]
  76. set_property PACKAGE_PIN K2 [get_ports {SsFlash_o[0]}]
  77. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[0]}]
  78. set_property PACKAGE_PIN J1 [get_ports {Mosi0_o[0]}]
  79. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[0]}]
  80. set_property PACKAGE_PIN J3 [get_ports {Mosi1_o[0]}]
  81. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[0]}]
  82. set_property PACKAGE_PIN F2 [get_ports {Mosi2_o[0]}]
  83. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[0]}]
  84. set_property PACKAGE_PIN L1 [get_ports {Mosi3_o[0]}]
  85. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[0]}]
  86. set_property PACKAGE_PIN J2 [get_ports {SpiRst_o[0]}]
  87. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[0]}]
  88. set_property PACKAGE_PIN M13 [get_ports {Ld_i[0]}]
  89. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[0]}]
  90. set_property PACKAGE_PIN H2 [get_ports {SpiDir_o[0]}]
  91. set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[0]}]
  92. #SPI1
  93. set_property PACKAGE_PIN N2 [get_ports {Sck_o[1]}]
  94. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[1]}]
  95. set_property PACKAGE_PIN N4 [get_ports {Ss_o[1]}]
  96. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[1]}]
  97. set_property PACKAGE_PIN P1 [get_ports {SsFlash_o[1]}]
  98. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[1]}]
  99. set_property PACKAGE_PIN N3 [get_ports {Mosi0_o[1]}]
  100. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[1]}]
  101. set_property PACKAGE_PIN R2 [get_ports {Mosi1_o[1]}]
  102. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[1]}]
  103. set_property PACKAGE_PIN N1 [get_ports {Mosi2_o[1]}]
  104. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[1]}]
  105. set_property PACKAGE_PIN M2 [get_ports {Mosi3_o[1]}]
  106. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[1]}]
  107. set_property PACKAGE_PIN P2 [get_ports {SpiRst_o[1]}]
  108. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[1]}]
  109. set_property PACKAGE_PIN N11 [get_ports {Ld_i[1]}]
  110. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[1]}]
  111. set_property PACKAGE_PIN M1 [get_ports {SpiDir_o[1]}]
  112. set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[1]}]
  113. #SPI2
  114. set_property PACKAGE_PIN E2 [get_ports {Sck_o[2]}]
  115. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[2]}]
  116. set_property PACKAGE_PIN E1 [get_ports {Ss_o[2]}]
  117. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[2]}]
  118. set_property PACKAGE_PIN F1 [get_ports {SsFlash_o[2]}]
  119. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[2]}]
  120. set_property PACKAGE_PIN D1 [get_ports {Mosi0_o[2]}]
  121. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[2]}]
  122. set_property PACKAGE_PIN D2 [get_ports {Mosi1_o[2]}]
  123. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[2]}]
  124. set_property PACKAGE_PIN F2 [get_ports {Mosi2_o[2]}]
  125. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[2]}]
  126. set_property PACKAGE_PIN G1 [get_ports {Mosi3_o[2]}]
  127. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[2]}]
  128. set_property PACKAGE_PIN E3 [get_ports {SpiRst_o[2]}]
  129. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[2]}]
  130. set_property PACKAGE_PIN N9 [get_ports {Ld_i[2]}]
  131. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[2]}]
  132. set_property PACKAGE_PIN C1 [get_ports {SpiDir_o[2]}]
  133. set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[2]}]
  134. #SPI3
  135. set_property PACKAGE_PIN R10 [get_ports {Sck_o[3]}]
  136. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[3]}]
  137. set_property PACKAGE_PIN P10 [get_ports {Ss_o[3]}]
  138. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[3]}]
  139. set_property PACKAGE_PIN N10 [get_ports {SsFlash_o[3]}]
  140. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[3]}]
  141. set_property PACKAGE_PIN N8 [get_ports {Mosi0_o[3]}]
  142. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[3]}]
  143. set_property PACKAGE_PIN R8 [get_ports {Mosi1_o[3]}]
  144. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[3]}]
  145. set_property PACKAGE_PIN R11 [get_ports {Mosi2_o[3]}]
  146. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[3]}]
  147. set_property PACKAGE_PIN P11 [get_ports {Mosi3_o[3]}]
  148. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[3]}]
  149. set_property PACKAGE_PIN R9 [get_ports {SpiRst_o[3]}]
  150. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[3]}]
  151. set_property PACKAGE_PIN N13 [get_ports {Ld_i[3]}]
  152. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[3]}]
  153. set_property PACKAGE_PIN P7 [get_ports {SpiDir_o[3]}]
  154. set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[3]}]
  155. #SPI4
  156. set_property PACKAGE_PIN R14 [get_ports {Sck_o[4]}]
  157. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[4]}]
  158. set_property PACKAGE_PIN N14 [get_ports {Ss_o[4]}]
  159. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[4]}]
  160. set_property PACKAGE_PIN P14 [get_ports {SsFlash_o[4]}]
  161. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[4]}]
  162. set_property PACKAGE_PIN R13 [get_ports {Mosi0_o[4]}]
  163. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[4]}]
  164. set_property PACKAGE_PIN P12 [get_ports {Mosi1_o[4]}]
  165. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[4]}]
  166. set_property PACKAGE_PIN M15 [get_ports {Mosi2_o[4]}]
  167. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[4]}]
  168. set_property PACKAGE_PIN M14 [get_ports {Mosi3_o[4]}]
  169. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[4]}]
  170. set_property PACKAGE_PIN N15 [get_ports {SpiRst_o[4]}]
  171. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[4]}]
  172. set_property PACKAGE_PIN P15 [get_ports {Ld_i[4]}]
  173. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[4]}]
  174. set_property PACKAGE_PIN R12 [get_ports {SpiDir_o[4]}]
  175. set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[4]}]
  176. #SPI5
  177. set_property PACKAGE_PIN P6 [get_ports {Sck_o[5]}]
  178. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[5]}]
  179. set_property PACKAGE_PIN R5 [get_ports {Ss_o[5]}]
  180. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[5]}]
  181. set_property PACKAGE_PIN R6 [get_ports {SsFlash_o[5]}]
  182. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[5]}]
  183. set_property PACKAGE_PIN R4 [get_ports {Mosi0_o[5]}]
  184. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[5]}]
  185. set_property PACKAGE_PIN R3 [get_ports {Mosi1_o[5]}]
  186. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[5]}]
  187. set_property PACKAGE_PIN N7 [get_ports {Mosi2_o[5]}]
  188. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[5]}]
  189. set_property PACKAGE_PIN R7 [get_ports {Mosi3_o[5]}]
  190. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[5]}]
  191. set_property PACKAGE_PIN N6 [get_ports {SpiRst_o[5]}]
  192. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[5]}]
  193. set_property PACKAGE_PIN N12 [get_ports {Ld_i[5]}]
  194. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[5]}]
  195. set_property PACKAGE_PIN R3 [get_ports {SpiDir_o[5]}]
  196. set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[5]}]
  197. #SPI6
  198. set_property PACKAGE_PIN B5 [get_ports {Sck_o[6]}]
  199. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[6]}]
  200. set_property PACKAGE_PIN B3 [get_ports {Ss_o[6]}]
  201. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[6]}]
  202. set_property PACKAGE_PIN A4 [get_ports {SsFlash_o[6]}]
  203. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[6]}]
  204. set_property PACKAGE_PIN B1 [get_ports {Mosi0_o[6]}]
  205. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[6]}]
  206. set_property PACKAGE_PIN C4 [get_ports {Mosi1_o[6]}]
  207. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[6]}]
  208. set_property PACKAGE_PIN B4 [get_ports {Mosi2_o[6]}]
  209. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[6]}]
  210. set_property PACKAGE_PIN A3 [get_ports {Mosi3_o[6]}]
  211. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[6]}]
  212. set_property PACKAGE_PIN A2 [get_ports {SpiRst_o[6]}]
  213. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[6]}]
  214. set_property PACKAGE_PIN M8 [get_ports {Ld_i[6]}]
  215. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[6]}]
  216. set_property PACKAGE_PIN B2 [get_ports {SpiDir_o[6]}]
  217. set_property IOSTANDARD LVCMOS33 [get_ports {SpiDir_o[6]}]
  218. set_property PACKAGE_PIN M7 [get_ports LD_o]
  219. set_property IOSTANDARD LVCMOS33 [get_ports LD_o]
  220. #==========================================================================
  221. # INPUT CLOCKS
  222. set_property PACKAGE_PIN M10 [get_ports Clk123_i]
  223. set_property IOSTANDARD LVCMOS33 [get_ports Clk123_i]
  224. create_clock -period 8.130 -name Clk123_i -waveform {0.000 4.065} -add [get_ports Clk123_i]
  225. set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Clk123_i_IBUF]
  226. # set ClkDiv_inst_input [[get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKIN1]]
  227. # set ClkDiv_inst_output [[get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
  228. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
  229. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
  230. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
  231. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
  232. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
  233. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
  234. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
  235. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
  236. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
  237. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
  238. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
  239. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
  240. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
  241. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
  242. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
  243. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
  244. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
  245. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
  246. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
  247. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
  248. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
  249. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
  250. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
  251. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
  252. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
  253. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
  254. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
  255. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
  256. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
  257. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
  258. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
  259. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
  260. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
  261. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
  262. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
  263. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
  264. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
  265. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
  266. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
  267. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
  268. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
  269. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
  270. connect_debug_port u_ila_0/probe2 [get_nets [list {SpiTxRxEn[0]} {SpiTxRxEn[1]} {SpiTxRxEn[2]} {SpiTxRxEn[3]} {SpiTxRxEn[4]} {SpiTxRxEn[5]} {SpiTxRxEn[6]}]]
  271. connect_debug_port u_ila_0/probe9 [get_nets [list Mosi0Q_0]]
  272. connect_debug_port u_ila_0/probe19 [get_nets [list valToTxQ_0]]
  273. # set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] 10.000
  274. connect_debug_port u_ila_0/probe11 [get_nets [list Mosi0Q]]
  275. connect_debug_port u_ila_0/probe12 [get_nets [list SckQ_0]]
  276. connect_debug_port u_ila_0/probe18 [get_nets [list SsQ_0]]
  277. create_debug_core u_ila_0 ila
  278. set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
  279. set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
  280. set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
  281. set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
  282. set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
  283. set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
  284. set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
  285. set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
  286. set_property port_width 1 [get_debug_ports u_ila_0/clk]
  287. connect_debug_port u_ila_0/clk [get_nets [list gclk]]
  288. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
  289. set_property port_width 1 [get_debug_ports u_ila_0/probe0]
  290. connect_debug_port u_ila_0/probe0 [get_nets [list {Mosi1_o_OBUF[0]}]]
  291. create_debug_port u_ila_0 probe
  292. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe1]
  293. set_property port_width 16 [get_debug_ports u_ila_0/probe1]
  294. connect_debug_port u_ila_0/probe1 [get_nets [list {muxedData[0]} {muxedData[1]} {muxedData[2]} {muxedData[3]} {muxedData[4]} {muxedData[5]} {muxedData[6]} {muxedData[7]} {muxedData[8]} {muxedData[9]} {muxedData[10]} {muxedData[11]} {muxedData[12]} {muxedData[13]} {muxedData[14]} {muxedData[15]}]]
  295. create_debug_port u_ila_0 probe
  296. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe2]
  297. set_property port_width 2 [get_debug_ports u_ila_0/probe2]
  298. connect_debug_port u_ila_0/probe2 [get_nets [list {SmcBe_i_IBUF[0]} {SmcBe_i_IBUF[1]}]]
  299. create_debug_port u_ila_0 probe
  300. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe3]
  301. set_property port_width 1 [get_debug_ports u_ila_0/probe3]
  302. connect_debug_port u_ila_0/probe3 [get_nets [list {Ss_o_OBUF[0]}]]
  303. create_debug_port u_ila_0 probe
  304. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe4]
  305. set_property port_width 16 [get_debug_ports u_ila_0/probe4]
  306. connect_debug_port u_ila_0/probe4 [get_nets [list {smcData[0]} {smcData[1]} {smcData[2]} {smcData[3]} {smcData[4]} {smcData[5]} {smcData[6]} {smcData[7]} {smcData[8]} {smcData[9]} {smcData[10]} {smcData[11]} {smcData[12]} {smcData[13]} {smcData[14]} {smcData[15]}]]
  307. create_debug_port u_ila_0 probe
  308. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe5]
  309. set_property port_width 1 [get_debug_ports u_ila_0/probe5]
  310. connect_debug_port u_ila_0/probe5 [get_nets [list {Mosi2_o_OBUF[0]}]]
  311. create_debug_port u_ila_0 probe
  312. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe6]
  313. set_property port_width 32 [get_debug_ports u_ila_0/probe6]
  314. connect_debug_port u_ila_0/probe6 [get_nets [list {toFifoData[0]} {toFifoData[1]} {toFifoData[2]} {toFifoData[3]} {toFifoData[4]} {toFifoData[5]} {toFifoData[6]} {toFifoData[7]} {toFifoData[8]} {toFifoData[9]} {toFifoData[10]} {toFifoData[11]} {toFifoData[12]} {toFifoData[13]} {toFifoData[14]} {toFifoData[15]} {toFifoData[16]} {toFifoData[17]} {toFifoData[18]} {toFifoData[19]} {toFifoData[20]} {toFifoData[21]} {toFifoData[22]} {toFifoData[23]} {toFifoData[24]} {toFifoData[25]} {toFifoData[26]} {toFifoData[27]} {toFifoData[28]} {toFifoData[29]} {toFifoData[30]} {toFifoData[31]}]]
  315. create_debug_port u_ila_0 probe
  316. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe7]
  317. set_property port_width 32 [get_debug_ports u_ila_0/probe7]
  318. connect_debug_port u_ila_0/probe7 [get_nets [list {toSpiData[0][31]} {toSpiData[0][30]} {toSpiData[0][29]} {toSpiData[0][28]} {toSpiData[0][27]} {toSpiData[0][26]} {toSpiData[0][25]} {toSpiData[0][24]} {toSpiData[0][23]} {toSpiData[0][22]} {toSpiData[0][21]} {toSpiData[0][20]} {toSpiData[0][19]} {toSpiData[0][18]} {toSpiData[0][17]} {toSpiData[0][16]} {toSpiData[0][15]} {toSpiData[0][14]} {toSpiData[0][13]} {toSpiData[0][12]} {toSpiData[0][11]} {toSpiData[0][10]} {toSpiData[0][9]} {toSpiData[0][8]} {toSpiData[0][7]} {toSpiData[0][6]} {toSpiData[0][5]} {toSpiData[0][4]} {toSpiData[0][3]} {toSpiData[0][2]} {toSpiData[0][1]} {toSpiData[0][0]}]]
  319. create_debug_port u_ila_0 probe
  320. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe8]
  321. set_property port_width 1 [get_debug_ports u_ila_0/probe8]
  322. connect_debug_port u_ila_0/probe8 [get_nets [list {Mosi3_o_OBUF[0]}]]
  323. create_debug_port u_ila_0 probe
  324. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe9]
  325. set_property port_width 11 [get_debug_ports u_ila_0/probe9]
  326. connect_debug_port u_ila_0/probe9 [get_nets [list {SmcAddr_i_IBUF[0]} {SmcAddr_i_IBUF[1]} {SmcAddr_i_IBUF[2]} {SmcAddr_i_IBUF[3]} {SmcAddr_i_IBUF[4]} {SmcAddr_i_IBUF[5]} {SmcAddr_i_IBUF[6]} {SmcAddr_i_IBUF[7]} {SmcAddr_i_IBUF[8]} {SmcAddr_i_IBUF[9]} {SmcAddr_i_IBUF[10]}]]
  327. create_debug_port u_ila_0 probe
  328. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe10]
  329. set_property port_width 1 [get_debug_ports u_ila_0/probe10]
  330. connect_debug_port u_ila_0/probe10 [get_nets [list {SpiGen[0].DataFifoWrapper/emptyFlagTx}]]
  331. create_debug_port u_ila_0 probe
  332. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe11]
  333. set_property port_width 1 [get_debug_ports u_ila_0/probe11]
  334. connect_debug_port u_ila_0/probe11 [get_nets [list {SpiGen[0].DataFifoWrapper/fullFlagTx}]]
  335. create_debug_port u_ila_0 probe
  336. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe12]
  337. set_property port_width 1 [get_debug_ports u_ila_0/probe12]
  338. connect_debug_port u_ila_0/probe12 [get_nets [list Mosi0R]]
  339. create_debug_port u_ila_0 probe
  340. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe13]
  341. set_property port_width 1 [get_debug_ports u_ila_0/probe13]
  342. connect_debug_port u_ila_0/probe13 [get_nets [list SckQ]]
  343. create_debug_port u_ila_0 probe
  344. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe14]
  345. set_property port_width 1 [get_debug_ports u_ila_0/probe14]
  346. connect_debug_port u_ila_0/probe14 [get_nets [list SckR_0]]
  347. create_debug_port u_ila_0 probe
  348. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe15]
  349. set_property port_width 1 [get_debug_ports u_ila_0/probe15]
  350. connect_debug_port u_ila_0/probe15 [get_nets [list SmcAoe_i_IBUF]]
  351. create_debug_port u_ila_0 probe
  352. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
  353. set_property port_width 1 [get_debug_ports u_ila_0/probe16]
  354. connect_debug_port u_ila_0/probe16 [get_nets [list SmcAre_i_IBUF]]
  355. create_debug_port u_ila_0 probe
  356. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
  357. set_property port_width 1 [get_debug_ports u_ila_0/probe17]
  358. connect_debug_port u_ila_0/probe17 [get_nets [list SmcAwe_i_IBUF]]
  359. create_debug_port u_ila_0 probe
  360. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe18]
  361. set_property port_width 1 [get_debug_ports u_ila_0/probe18]
  362. connect_debug_port u_ila_0/probe18 [get_nets [list SpiTxRxEn]]
  363. create_debug_port u_ila_0 probe
  364. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe19]
  365. set_property port_width 1 [get_debug_ports u_ila_0/probe19]
  366. connect_debug_port u_ila_0/probe19 [get_nets [list SsQ]]
  367. create_debug_port u_ila_0 probe
  368. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe20]
  369. set_property port_width 1 [get_debug_ports u_ila_0/probe20]
  370. connect_debug_port u_ila_0/probe20 [get_nets [list SsR_0]]
  371. create_debug_port u_ila_0 probe
  372. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
  373. set_property port_width 1 [get_debug_ports u_ila_0/probe21]
  374. connect_debug_port u_ila_0/probe21 [get_nets [list {SpiGen[0].QuadSPIm_inst/Start_i}]]
  375. create_debug_port u_ila_0 probe
  376. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe22]
  377. set_property port_width 1 [get_debug_ports u_ila_0/probe22]
  378. connect_debug_port u_ila_0/probe22 [get_nets [list {SpiGen[0].DataFifoWrapper/ToFifoVal_i}]]
  379. create_debug_port u_ila_0 probe
  380. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
  381. set_property port_width 1 [get_debug_ports u_ila_0/probe23]
  382. connect_debug_port u_ila_0/probe23 [get_nets [list {SpiGen[0].DataFifoWrapper/txFifoRdEn}]]
  383. create_debug_port u_ila_0 probe
  384. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
  385. set_property port_width 1 [get_debug_ports u_ila_0/probe24]
  386. connect_debug_port u_ila_0/probe24 [get_nets [list {SpiGen[0].DataFifoWrapper/txFifoWrEn}]]
  387. set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
  388. set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
  389. set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
  390. connect_debug_port dbg_hub/clk [get_nets gclk]