SPIm.v 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535
  1. module SPIm (
  2. input Clk_i,
  3. input Rst_i,
  4. input Start_i,
  5. input ClockPhase_i,
  6. input [31:0] SpiData_i,
  7. input SelSt_i,
  8. input [1:0] WidthSel_i,
  9. input Lag_i,
  10. input Lead_i,
  11. input EndianSel_i,
  12. input [5:0] Stop_i,
  13. input PulsePol_i,
  14. output reg Mosi0_o,
  15. output reg Sck_o,
  16. output Ss_o,
  17. output reg Val_o
  18. );
  19. //================================================================================
  20. // REG/WIRE
  21. //================================================================================
  22. reg startFlag;
  23. reg startR;
  24. reg [31:0] trCnt;
  25. reg valReg;
  26. reg valToRxFifo1;
  27. reg lineBusy;
  28. reg [5:0] ssCnt;
  29. reg Ss;
  30. reg [31:0]spiDataR;
  31. reg oldDataFlag;
  32. reg ssR;
  33. reg SSR;
  34. reg [31:0] mosiReg0;
  35. reg [5:0] ssNum;
  36. reg [2:0] delayCnt;
  37. reg stopFlag;
  38. wire ssPol = SelSt_i ? Ss : ~Ss;
  39. //================================================================================
  40. // ASSIGNMENTS
  41. //================================================================================
  42. assign Ss_o = ssPol;
  43. //================================================================================
  44. // CODING
  45. //================================================================================
  46. always @(*) begin
  47. if (Start_i) begin
  48. Val_o = valReg;
  49. end
  50. else begin
  51. Val_o = 1'b0;
  52. end
  53. end
  54. always @(*) begin
  55. if (SelSt_i) begin
  56. if (!Ss_o) begin
  57. lineBusy = 1'b1;
  58. end
  59. else begin
  60. lineBusy = 1'b0;
  61. end
  62. end
  63. else begin
  64. if (Ss_o) begin
  65. lineBusy = 1'b1;
  66. end
  67. else begin
  68. lineBusy = 1'b0;
  69. end
  70. end
  71. end
  72. always @(posedge Clk_i) begin
  73. if (valReg) begin
  74. spiDataR <= SpiData_i;
  75. end
  76. end
  77. always @(*) begin
  78. if (Rst_i) begin
  79. oldDataFlag = 1'b0;
  80. end
  81. else begin
  82. if (spiDataR == SpiData_i) begin
  83. oldDataFlag = 1'b1;
  84. end
  85. else begin
  86. oldDataFlag = 1'b0;
  87. end
  88. end
  89. end
  90. always @(posedge Clk_i) begin
  91. startR <= Start_i;
  92. end
  93. always @(*) begin
  94. if (Rst_i) begin
  95. valToRxFifo1 = 1'b0;
  96. end
  97. else begin
  98. if (Start_i && !startR) begin
  99. valToRxFifo1 = 1'b1;
  100. end
  101. else begin
  102. valToRxFifo1 = 1'b0;
  103. end
  104. end
  105. end
  106. always @(negedge Clk_i) begin
  107. if (Rst_i) begin
  108. delayCnt <= 1'b0;
  109. end
  110. else begin
  111. if (stopFlag &&delayCnt < Stop_i) begin
  112. delayCnt <= delayCnt + 1'b1;
  113. end
  114. else begin
  115. delayCnt <= 1'b0;
  116. end
  117. end
  118. end
  119. always @(posedge Clk_i) begin
  120. if (Rst_i) begin
  121. stopFlag <= 1'b0;
  122. end
  123. else begin
  124. if (SelSt_i) begin
  125. if (ssPol && !ssR) begin
  126. stopFlag <= 1'b1;
  127. end
  128. else if ( delayCnt == Stop_i) begin
  129. stopFlag <= 1'b0;
  130. end
  131. end
  132. else begin
  133. if (!ssPol && ssR) begin
  134. stopFlag <= 1'b1;
  135. end
  136. else if (delayCnt == Stop_i) begin
  137. stopFlag <= 1'b0;
  138. end
  139. end
  140. end
  141. end
  142. always @(*) begin
  143. if (SelSt_i) begin
  144. if (PulsePol_i) begin
  145. if (ClockPhase_i) begin
  146. if (Lead_i == 0) begin
  147. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  148. Sck_o = ~(~Clk_i);
  149. end
  150. else begin
  151. Sck_o = 1'b0;
  152. end
  153. end
  154. else begin
  155. if (!Ss && (ssCnt < ssNum+Lag_i+Lead_i && ssCnt > Lag_i)) begin
  156. Sck_o = ~(~Clk_i);
  157. end
  158. else begin
  159. Sck_o = 1'b0;
  160. end
  161. end
  162. end
  163. else begin
  164. if (Lead_i == 0) begin
  165. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  166. Sck_o = ~(Clk_i);
  167. end
  168. else begin
  169. Sck_o = 1'b0;
  170. end
  171. end
  172. else begin
  173. if (!Ss && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  174. Sck_o = ~(Clk_i);
  175. end
  176. else begin
  177. Sck_o = 1'b0;
  178. end
  179. end
  180. end
  181. end
  182. else begin
  183. if (ClockPhase_i) begin
  184. if (Lead_i == 0) begin
  185. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  186. Sck_o = ~(Clk_i);
  187. end
  188. else begin
  189. Sck_o = 1'b0;
  190. end
  191. end
  192. else begin
  193. if (!Ss && (ssCnt <ssNum + Lag_i + Lag_i && ssCnt > Lag_i)) begin
  194. Sck_o = ~(Clk_i);
  195. end
  196. else begin
  197. Sck_o = 1'b0;
  198. end
  199. end
  200. end
  201. else begin
  202. if (Lead_i == 0) begin
  203. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  204. Sck_o = ~(~Clk_i);
  205. end
  206. else begin
  207. Sck_o = 1'b0;
  208. end
  209. end
  210. else begin
  211. if (!Ss && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  212. Sck_o = ~(~Clk_i);
  213. end
  214. else begin
  215. Sck_o = 1'b0;
  216. end
  217. end
  218. end
  219. end
  220. end
  221. else begin
  222. if (PulsePol_i) begin
  223. if (ClockPhase_i) begin
  224. if (Lead_i == 0) begin
  225. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  226. Sck_o = ~(~Clk_i);
  227. end
  228. else begin
  229. Sck_o = 1'b0;
  230. end
  231. end
  232. else begin
  233. if (ssPol && (ssCnt < ssNum+Lag_i+Lead_i && ssCnt > Lag_i)) begin
  234. Sck_o = ~(~Clk_i);
  235. end
  236. else begin
  237. Sck_o = 1'b0;
  238. end
  239. end
  240. end
  241. else begin
  242. if (Lead_i == 0) begin
  243. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  244. Sck_o = ~(Clk_i);
  245. end
  246. else begin
  247. Sck_o = 1'b0;
  248. end
  249. end
  250. else begin
  251. if (ssPol && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  252. Sck_o = ~(Clk_i);
  253. end
  254. else begin
  255. Sck_o = 1'b0;
  256. end
  257. end
  258. end
  259. end
  260. else begin
  261. if (ClockPhase_i) begin
  262. if (Lead_i == 0) begin
  263. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  264. Sck_o = ~(Clk_i);
  265. end
  266. else begin
  267. Sck_o = 1'b0;
  268. end
  269. end
  270. else begin
  271. if (ssPol && (ssCnt <ssNum + Lag_i + Lag_i && ssCnt > Lag_i)) begin
  272. Sck_o = ~(Clk_i);
  273. end
  274. else begin
  275. Sck_o = 1'b0;
  276. end
  277. end
  278. end
  279. else begin
  280. if (Lead_i == 0) begin
  281. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  282. Sck_o = ~(~Clk_i);
  283. end
  284. else begin
  285. Sck_o = 1'b0;
  286. end
  287. end
  288. else begin
  289. if (ssPol && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  290. Sck_o = ~(~Clk_i);
  291. end
  292. else begin
  293. Sck_o = 1'b0;
  294. end
  295. end
  296. end
  297. end
  298. end
  299. end
  300. always @(*) begin
  301. if (Rst_i) begin
  302. Mosi0_o = 1'b0;
  303. end
  304. else begin
  305. if (SelSt_i) begin
  306. if (!EndianSel_i) begin
  307. case (WidthSel_i)
  308. 0 : begin
  309. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[7]):1'b0;
  310. end
  311. 1 : begin
  312. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[15]):1'b0;
  313. end
  314. 2 : begin
  315. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[23]):1'b0;
  316. end
  317. 3 : begin
  318. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[31]):1'b0;
  319. end
  320. endcase
  321. end
  322. else begin
  323. case (WidthSel_i)
  324. 0 : begin
  325. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  326. end
  327. 1 : begin
  328. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  329. end
  330. 2 : begin
  331. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  332. end
  333. 3 : begin
  334. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  335. end
  336. endcase
  337. end
  338. end
  339. else begin
  340. if (!EndianSel_i) begin
  341. case (WidthSel_i)
  342. 0 : begin
  343. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[7]):1'b0;
  344. end
  345. 1 : begin
  346. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[15]):1'b0;
  347. end
  348. 2 : begin
  349. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[23]):1'b0;
  350. end
  351. 3 : begin
  352. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[31]):1'b0;
  353. end
  354. endcase
  355. end
  356. else begin
  357. case (WidthSel_i)
  358. 0 : begin
  359. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  360. end
  361. 1 : begin
  362. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  363. end
  364. 2 : begin
  365. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  366. end
  367. 3 : begin
  368. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  369. end
  370. endcase
  371. end
  372. end
  373. end
  374. end
  375. always @(posedge Clk_i) begin
  376. ssR <= ssPol;
  377. SSR <= Ss;
  378. end
  379. always @(*) begin
  380. if (Rst_i) begin
  381. startFlag = 1'b0;
  382. end
  383. else begin
  384. if (Start_i&& !stopFlag && SpiData_i != 0 && !oldDataFlag ) begin
  385. startFlag = 1'b1;
  386. end
  387. else begin
  388. startFlag = 1'b0;
  389. end
  390. end
  391. end
  392. always @(*) begin
  393. if (SelSt_i) begin
  394. if (Ss_o && !ssR) begin
  395. valReg = 1'b1;
  396. end
  397. else begin
  398. valReg = 1'b0;
  399. end
  400. end
  401. else begin
  402. if (!Ss_o&& ssR) begin
  403. valReg = 1'b1;
  404. end
  405. else begin
  406. valReg = 1'b0;
  407. end
  408. end
  409. end
  410. always @(*) begin
  411. if (Rst_i) begin
  412. ssNum = 1'b0;
  413. end
  414. else begin
  415. case (WidthSel_i)
  416. 0 : begin
  417. ssNum = 8;
  418. end
  419. 1 : begin
  420. ssNum = 16;
  421. end
  422. 2 : begin
  423. ssNum = 24;
  424. end
  425. 3 : begin
  426. ssNum = 32;
  427. end
  428. endcase
  429. end
  430. end
  431. always @(negedge Clk_i) begin
  432. if (Rst_i) begin
  433. ssCnt <= 1'b0;
  434. end
  435. else if (ssCnt < (ssNum+Lag_i+Lead_i) && startFlag ) begin
  436. ssCnt <= ssCnt + 1'b1;
  437. end
  438. else begin
  439. if (ssCnt == ssNum-1 || !startFlag) begin
  440. ssCnt <= 1'b0;
  441. end
  442. end
  443. end
  444. always @(negedge Clk_i) begin
  445. if (Rst_i) begin
  446. Ss <= 1'b1;
  447. end
  448. else begin
  449. if (ssCnt < (ssNum+Lag_i+Lead_i) && startFlag ) begin
  450. Ss <= 1'b0;
  451. end
  452. else begin
  453. Ss <= 1'b1;
  454. end
  455. end
  456. end
  457. always @(negedge Clk_i) begin
  458. if (Rst_i) begin
  459. mosiReg0 <= SpiData_i[31:0];
  460. end
  461. else begin
  462. if (!EndianSel_i) begin
  463. if (!SSR && (ssCnt > Lag_i && ssCnt < ssNum + Lag_i + Lead_i)) begin
  464. mosiReg0 <= mosiReg0 << 1;
  465. end
  466. else begin
  467. mosiReg0 <= SpiData_i[31:0];
  468. end
  469. end
  470. else begin
  471. if (!SSR && (ssCnt > Lag_i && ssCnt < ssNum + Lag_i + Lead_i)) begin
  472. mosiReg0 <= mosiReg0 >> 1;
  473. end
  474. else begin
  475. mosiReg0 <= SpiData_i[31:0];
  476. end
  477. end
  478. end
  479. end
  480. endmodule