SPIm.v 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536
  1. module SPIm (
  2. input Clk_i,
  3. input Rst_i,
  4. input Start_i,
  5. input EmptyFlag_i,
  6. input ClockPhase_i,
  7. input [31:0] SpiData_i,
  8. input SelSt_i,
  9. input [1:0] WidthSel_i,
  10. input Lag_i,
  11. input Lead_i,
  12. input EndianSel_i,
  13. input [5:0] Stop_i,
  14. input PulsePol_i,
  15. output reg Mosi0_o,
  16. output reg Sck_o,
  17. output Ss_o,
  18. output reg Val_o
  19. );
  20. //================================================================================
  21. // REG/WIRE
  22. //================================================================================
  23. reg startFlag;
  24. reg startR;
  25. reg [31:0] trCnt;
  26. reg valReg;
  27. reg valToRxFifo1;
  28. reg lineBusy;
  29. reg [5:0] ssCnt;
  30. reg Ss;
  31. reg [31:0]spiDataR;
  32. reg oldDataFlag;
  33. reg ssR;
  34. reg SSR;
  35. reg [31:0] mosiReg0;
  36. reg [5:0] ssNum;
  37. reg [2:0] delayCnt;
  38. reg stopFlag;
  39. wire ssPol = SelSt_i ? Ss : ~Ss;
  40. //================================================================================
  41. // ASSIGNMENTS
  42. //================================================================================
  43. assign Ss_o = ssPol;
  44. //================================================================================
  45. // CODING
  46. //================================================================================
  47. always @(*) begin
  48. if (Start_i) begin
  49. Val_o = valReg;
  50. end
  51. else begin
  52. Val_o = 1'b0;
  53. end
  54. end
  55. always @(*) begin
  56. if (SelSt_i) begin
  57. if (!Ss_o) begin
  58. lineBusy = 1'b1;
  59. end
  60. else begin
  61. lineBusy = 1'b0;
  62. end
  63. end
  64. else begin
  65. if (Ss_o) begin
  66. lineBusy = 1'b1;
  67. end
  68. else begin
  69. lineBusy = 1'b0;
  70. end
  71. end
  72. end
  73. always @(posedge Clk_i) begin
  74. if (valReg) begin
  75. spiDataR <= SpiData_i;
  76. end
  77. end
  78. always @(*) begin
  79. if (Rst_i) begin
  80. oldDataFlag = 1'b0;
  81. end
  82. else begin
  83. if (spiDataR == SpiData_i && (SpiData_i != 0) || EmptyFlag_i) begin
  84. oldDataFlag = 1'b1;
  85. end
  86. else begin
  87. oldDataFlag = 1'b0;
  88. end
  89. end
  90. end
  91. always @(posedge Clk_i) begin
  92. startR <= Start_i;
  93. end
  94. always @(*) begin
  95. if (Rst_i) begin
  96. valToRxFifo1 = 1'b0;
  97. end
  98. else begin
  99. if (Start_i && !startR) begin
  100. valToRxFifo1 = 1'b1;
  101. end
  102. else begin
  103. valToRxFifo1 = 1'b0;
  104. end
  105. end
  106. end
  107. always @(negedge Clk_i) begin
  108. if (Rst_i) begin
  109. delayCnt <= 1'b0;
  110. end
  111. else begin
  112. if (stopFlag &&delayCnt < Stop_i) begin
  113. delayCnt <= delayCnt + 1'b1;
  114. end
  115. else begin
  116. delayCnt <= 1'b0;
  117. end
  118. end
  119. end
  120. always @(posedge Clk_i) begin
  121. if (Rst_i) begin
  122. stopFlag <= 1'b0;
  123. end
  124. else begin
  125. if (SelSt_i) begin
  126. if (ssPol && !ssR) begin
  127. stopFlag <= 1'b1;
  128. end
  129. else if ( delayCnt == Stop_i) begin
  130. stopFlag <= 1'b0;
  131. end
  132. end
  133. else begin
  134. if (!ssPol && ssR) begin
  135. stopFlag <= 1'b1;
  136. end
  137. else if (delayCnt == Stop_i) begin
  138. stopFlag <= 1'b0;
  139. end
  140. end
  141. end
  142. end
  143. always @(*) begin
  144. if (SelSt_i) begin
  145. if (PulsePol_i) begin
  146. if (ClockPhase_i) begin
  147. if (Lead_i == 0) begin
  148. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  149. Sck_o = ~(~Clk_i);
  150. end
  151. else begin
  152. Sck_o = 1'b0;
  153. end
  154. end
  155. else begin
  156. if (!Ss && (ssCnt < ssNum+Lag_i+Lead_i && ssCnt > Lag_i)) begin
  157. Sck_o = ~(~Clk_i);
  158. end
  159. else begin
  160. Sck_o = 1'b0;
  161. end
  162. end
  163. end
  164. else begin
  165. if (Lead_i == 0) begin
  166. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  167. Sck_o = ~(Clk_i);
  168. end
  169. else begin
  170. Sck_o = 1'b0;
  171. end
  172. end
  173. else begin
  174. if (!Ss && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  175. Sck_o = ~(Clk_i);
  176. end
  177. else begin
  178. Sck_o = 1'b0;
  179. end
  180. end
  181. end
  182. end
  183. else begin
  184. if (ClockPhase_i) begin
  185. if (Lead_i == 0) begin
  186. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  187. Sck_o = ~(Clk_i);
  188. end
  189. else begin
  190. Sck_o = 1'b0;
  191. end
  192. end
  193. else begin
  194. if (!Ss && (ssCnt <ssNum + Lag_i + Lag_i && ssCnt > Lag_i)) begin
  195. Sck_o = ~(Clk_i);
  196. end
  197. else begin
  198. Sck_o = 1'b0;
  199. end
  200. end
  201. end
  202. else begin
  203. if (Lead_i == 0) begin
  204. if (!Ss && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  205. Sck_o = ~(~Clk_i);
  206. end
  207. else begin
  208. Sck_o = 1'b0;
  209. end
  210. end
  211. else begin
  212. if (!Ss && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  213. Sck_o = ~(~Clk_i);
  214. end
  215. else begin
  216. Sck_o = 1'b0;
  217. end
  218. end
  219. end
  220. end
  221. end
  222. else begin
  223. if (PulsePol_i) begin
  224. if (ClockPhase_i) begin
  225. if (Lead_i == 0) begin
  226. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  227. Sck_o = ~(~Clk_i);
  228. end
  229. else begin
  230. Sck_o = 1'b0;
  231. end
  232. end
  233. else begin
  234. if (ssPol && (ssCnt < ssNum+Lag_i+Lead_i && ssCnt > Lag_i)) begin
  235. Sck_o = ~(~Clk_i);
  236. end
  237. else begin
  238. Sck_o = 1'b0;
  239. end
  240. end
  241. end
  242. else begin
  243. if (Lead_i == 0) begin
  244. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  245. Sck_o = ~(Clk_i);
  246. end
  247. else begin
  248. Sck_o = 1'b0;
  249. end
  250. end
  251. else begin
  252. if (ssPol && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  253. Sck_o = ~(Clk_i);
  254. end
  255. else begin
  256. Sck_o = 1'b0;
  257. end
  258. end
  259. end
  260. end
  261. else begin
  262. if (ClockPhase_i) begin
  263. if (Lead_i == 0) begin
  264. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  265. Sck_o = ~(Clk_i);
  266. end
  267. else begin
  268. Sck_o = 1'b0;
  269. end
  270. end
  271. else begin
  272. if (ssPol && (ssCnt <ssNum + Lag_i + Lag_i && ssCnt > Lag_i)) begin
  273. Sck_o = ~(Clk_i);
  274. end
  275. else begin
  276. Sck_o = 1'b0;
  277. end
  278. end
  279. end
  280. else begin
  281. if (Lead_i == 0) begin
  282. if (ssPol && (ssCnt <= ssNum+Lag_i+Lead_i && ssCnt > Lag_i) ) begin
  283. Sck_o = ~(~Clk_i);
  284. end
  285. else begin
  286. Sck_o = 1'b0;
  287. end
  288. end
  289. else begin
  290. if (ssPol && (ssCnt < ssNum + Lag_i + Lead_i && ssCnt > Lag_i)) begin
  291. Sck_o = ~(~Clk_i);
  292. end
  293. else begin
  294. Sck_o = 1'b0;
  295. end
  296. end
  297. end
  298. end
  299. end
  300. end
  301. always @(*) begin
  302. if (Rst_i) begin
  303. Mosi0_o = 1'b0;
  304. end
  305. else begin
  306. if (SelSt_i) begin
  307. if (!EndianSel_i) begin
  308. case (WidthSel_i)
  309. 0 : begin
  310. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[7]):1'b0;
  311. end
  312. 1 : begin
  313. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[15]):1'b0;
  314. end
  315. 2 : begin
  316. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[23]):1'b0;
  317. end
  318. 3 : begin
  319. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[31]):1'b0;
  320. end
  321. endcase
  322. end
  323. else begin
  324. case (WidthSel_i)
  325. 0 : begin
  326. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  327. end
  328. 1 : begin
  329. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  330. end
  331. 2 : begin
  332. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  333. end
  334. 3 : begin
  335. Mosi0_o = (!Ss&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  336. end
  337. endcase
  338. end
  339. end
  340. else begin
  341. if (!EndianSel_i) begin
  342. case (WidthSel_i)
  343. 0 : begin
  344. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[7]):1'b0;
  345. end
  346. 1 : begin
  347. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[15]):1'b0;
  348. end
  349. 2 : begin
  350. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[23]):1'b0;
  351. end
  352. 3 : begin
  353. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[31]):1'b0;
  354. end
  355. endcase
  356. end
  357. else begin
  358. case (WidthSel_i)
  359. 0 : begin
  360. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  361. end
  362. 1 : begin
  363. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  364. end
  365. 2 : begin
  366. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  367. end
  368. 3 : begin
  369. Mosi0_o = (ssPol&& (ssCnt <= ssNum+Lag_i && ssCnt > Lag_i))? (mosiReg0[0]):1'b0;
  370. end
  371. endcase
  372. end
  373. end
  374. end
  375. end
  376. always @(posedge Clk_i) begin
  377. ssR <= ssPol;
  378. SSR <= Ss;
  379. end
  380. always @(*) begin
  381. if (Rst_i) begin
  382. startFlag = 1'b0;
  383. end
  384. else begin
  385. if (Start_i && !stopFlag && !EmptyFlag_i && !oldDataFlag ) begin
  386. startFlag = 1'b1;
  387. end
  388. else begin
  389. startFlag = 1'b0;
  390. end
  391. end
  392. end
  393. always @(*) begin
  394. if (SelSt_i) begin
  395. if (Ss_o && !ssR) begin
  396. valReg = 1'b1;
  397. end
  398. else begin
  399. valReg = 1'b0;
  400. end
  401. end
  402. else begin
  403. if (!Ss_o&& ssR) begin
  404. valReg = 1'b1;
  405. end
  406. else begin
  407. valReg = 1'b0;
  408. end
  409. end
  410. end
  411. always @(*) begin
  412. if (Rst_i) begin
  413. ssNum = 1'b0;
  414. end
  415. else begin
  416. case (WidthSel_i)
  417. 0 : begin
  418. ssNum = 8;
  419. end
  420. 1 : begin
  421. ssNum = 16;
  422. end
  423. 2 : begin
  424. ssNum = 24;
  425. end
  426. 3 : begin
  427. ssNum = 32;
  428. end
  429. endcase
  430. end
  431. end
  432. always @(negedge Clk_i) begin
  433. if (Rst_i) begin
  434. ssCnt <= 1'b0;
  435. end
  436. else if (ssCnt <= (ssNum+Lag_i+Lead_i) && startFlag ) begin
  437. ssCnt <= ssCnt + 1'b1;
  438. end
  439. else begin
  440. if (ssCnt == ssNum-1 || !startFlag) begin
  441. ssCnt <= 1'b0;
  442. end
  443. end
  444. end
  445. always @(negedge Clk_i) begin
  446. if (Rst_i) begin
  447. Ss <= 1'b1;
  448. end
  449. else begin
  450. if (ssCnt <= (ssNum+Lag_i+Lead_i) && startFlag ) begin
  451. Ss <= 1'b0;
  452. end
  453. else begin
  454. Ss <= 1'b1;
  455. end
  456. end
  457. end
  458. always @(negedge Clk_i) begin
  459. if (Rst_i) begin
  460. mosiReg0 <= SpiData_i[31:0];
  461. end
  462. else begin
  463. if (!EndianSel_i) begin
  464. if (!SSR && (ssCnt > Lag_i && ssCnt < ssNum + Lag_i + Lead_i)) begin
  465. mosiReg0 <= mosiReg0 << 1;
  466. end
  467. else begin
  468. mosiReg0 <= SpiData_i[31:0];
  469. end
  470. end
  471. else begin
  472. if (!SSR && (ssCnt > Lag_i && ssCnt < ssNum + Lag_i + Lead_i)) begin
  473. mosiReg0 <= mosiReg0 >> 1;
  474. end
  475. else begin
  476. mosiReg0 <= SpiData_i[31:0];
  477. end
  478. end
  479. end
  480. end
  481. endmodule