Domů Procházet Nápověda
Registrovat se Přihlásit se
ChStepan
/
S5443_V3
1
0
Rozštěpit 0
Soubory Úkoly 0 Pull Requesty 1 Wiki
Strom: 9e431aaae0
Větve Značky
S5443_V3
/
constrs_1
/
new
/
S5443_3.xdc

S5443_3.xdc 29 KB
Historie Surový

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466 
  1. 

  2. 

  3. 

  4. set_property PACKAGE_PIN C15 [get_ports {SmcAddr_i[0]}]
    5. 

  5. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[0]}]
    6. 

  6. set_property PACKAGE_PIN C13 [get_ports {SmcAddr_i[1]}]
    7. 

  7. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[1]}]
    8. 

  8. set_property PACKAGE_PIN D15 [get_ports {SmcAddr_i[2]}]
    9. 

  9. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[2]}]
    10. 

  10. set_property PACKAGE_PIN C14 [get_ports {SmcAddr_i[3]}]
    11. 

  11. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[3]}]
    12. 

  12. set_property PACKAGE_PIN E15 [get_ports {SmcAddr_i[4]}]
    13. 

  13. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[4]}]
    14. 

  14. set_property PACKAGE_PIN D13 [get_ports {SmcAddr_i[5]}]
    15. 

  15. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[5]}]
    16. 

  16. set_property PACKAGE_PIN F15 [get_ports {SmcAddr_i[6]}]
    17. 

  17. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[6]}]
    18. 

  18. set_property PACKAGE_PIN E14 [get_ports {SmcAddr_i[7]}]
    19. 

  19. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[7]}]
    20. 

  20. set_property PACKAGE_PIN J15 [get_ports {SmcAddr_i[8]}]
    21. 

  21. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[8]}]
    22. 

  22. set_property PACKAGE_PIN F14 [get_ports {SmcAddr_i[9]}]
    23. 

  23. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[9]}]
    24. 

  24. set_property PACKAGE_PIN K15 [get_ports {SmcAddr_i[10]}]
    25. 

  25. set_property IOSTANDARD LVCMOS33 [get_ports {SmcAddr_i[10]}]
    26. 

  26. 

  27. 

  28. 

  29. set_property PACKAGE_PIN B15 [get_ports {SmcData_i[0]}]
    30. 

  30. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[0]}]
    31. 

  31. set_property PACKAGE_PIN B14 [get_ports {SmcData_i[1]}]
    32. 

  32. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[1]}]
    33. 

  33. set_property PACKAGE_PIN B11 [get_ports {SmcData_i[2]}]
    34. 

  34. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[2]}]
    35. 

  35. set_property PACKAGE_PIN B12 [get_ports {SmcData_i[3]}]
    36. 

  36. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[3]}]
    37. 

  37. set_property PACKAGE_PIN A12 [get_ports {SmcData_i[4]}]
    38. 

  38. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[4]}]
    39. 

  39. set_property PACKAGE_PIN B9 [get_ports {SmcData_i[5]}]
    40. 

  40. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[5]}]
    41. 

  41. set_property PACKAGE_PIN K14 [get_ports {SmcData_i[6]}]
    42. 

  42. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[6]}]
    43. 

  43. set_property PACKAGE_PIN A11 [get_ports {SmcData_i[7]}]
    44. 

  44. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[7]}]
    45. 

  45. set_property PACKAGE_PIN A6 [get_ports {SmcData_i[8]}]
    46. 

  46. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[8]}]
    47. 

  47. set_property PACKAGE_PIN A13 [get_ports {SmcData_i[9]}]
    48. 

  48. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[9]}]
    49. 

  49. set_property PACKAGE_PIN A10 [get_ports {SmcData_i[10]}]
    50. 

  50. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[10]}]
    51. 

  51. set_property PACKAGE_PIN B6 [get_ports {SmcData_i[11]}]
    52. 

  52. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[11]}]
    53. 

  53. set_property PACKAGE_PIN A5 [get_ports {SmcData_i[12]}]
    54. 

  54. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[12]}]
    55. 

  55. set_property PACKAGE_PIN B10 [get_ports {SmcData_i[13]}]
    56. 

  56. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[13]}]
    57. 

  57. set_property PACKAGE_PIN A8 [get_ports {SmcData_i[14]}]
    58. 

  58. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[14]}]
    59. 

  59. set_property PACKAGE_PIN A14 [get_ports {SmcData_i[15]}]
    60. 

  60. set_property IOSTANDARD LVCMOS33 [get_ports {SmcData_i[15]}]
    61. 

  61. 

  62. set_property PACKAGE_PIN B13 [get_ports SmcAmsN_i]
    63. 

  63. set_property IOSTANDARD LVCMOS33 [get_ports SmcAmsN_i]
    64. 

  64. 

  65. 

  66. set_property PACKAGE_PIN C6 [get_ports Led_o]
    67. 

  67. set_property IOSTANDARD LVCMOS33 [get_ports Led_o]
    68. 

  68. 

  69. set_property PACKAGE_PIN A9 [get_ports SmcAwe_i]
    70. 

  70. set_property IOSTANDARD LVCMOS33 [get_ports SmcAwe_i]
    71. 

  71. 

  72. set_property PACKAGE_PIN C5 [get_ports SmcAre_i]
    73. 

  73. set_property IOSTANDARD LVCMOS33 [get_ports SmcAre_i]
    74. 

  74. 

  75. set_property PACKAGE_PIN C8 [get_ports SmcAoe_i]
    76. 

  76. set_property IOSTANDARD LVCMOS33 [get_ports SmcAoe_i]
    77. 

  77. 

  78. set_property PACKAGE_PIN L15 [get_ports {SmcBe_i[1]}]
    79. 

  79. set_property IOSTANDARD LVCMOS33 [get_ports {SmcBe_i[1]}]
    80. 

  80. set_property PACKAGE_PIN L14 [get_ports {SmcBe_i[0]}]
    81. 

  81. set_property IOSTANDARD LVCMOS33 [get_ports {SmcBe_i[0]}]
    82. 

  82. 

  83. 

  84. #==========================================================================
    85. 

  85. #	SPI INTERFACES
    86. 

  86. 

  87. #SPI0
    88. 

  88. set_property PACKAGE_PIN K1 [get_ports {Sck_o[0]}]
    89. 

  89. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[0]}]
    90. 

  90. set_property PACKAGE_PIN H1 [get_ports {Ss_o[0]}]
    91. 

  91. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[0]}]
    92. 

  92. set_property PACKAGE_PIN K2 [get_ports {SsFlash_o[0]}]
    93. 

  93. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[0]}]
    94. 

  94. set_property PACKAGE_PIN J1 [get_ports {Mosi0_o[0]}]
    95. 

  95. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[0]}]
    96. 

  96. set_property PACKAGE_PIN J3 [get_ports {Mosi1_o[0]}]
    97. 

  97. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[0]}]
    98. 

  98. set_property PACKAGE_PIN H2 [get_ports {Mosi2_o[0]}]
    99. 

  99. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[0]}]
    100. 

  100. set_property PACKAGE_PIN L1 [get_ports {Mosi3_o[0]}]
    101. 

  101. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[0]}]
    102. 

  102. set_property PACKAGE_PIN J2 [get_ports {SpiRst_o[0]}]
    103. 

  103. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[0]}]
    104. 

  104. set_property PACKAGE_PIN M13 [get_ports {Ld_i[0]}]
    105. 

  105. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[0]}]
    106. 

  106. 

  107. 

  108. 

  109. #SPI1
    110. 

  110. set_property PACKAGE_PIN N2 [get_ports {Sck_o[1]}]
    111. 

  111. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[1]}]
    112. 

  112. set_property PACKAGE_PIN N4 [get_ports {Ss_o[1]}]
    113. 

  113. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[1]}]
    114. 

  114. set_property PACKAGE_PIN P1 [get_ports {SsFlash_o[1]}]
    115. 

  115. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[1]}]
    116. 

  116. set_property PACKAGE_PIN N3 [get_ports {Mosi0_o[1]}]
    117. 

  117. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[1]}]
    118. 

  118. set_property PACKAGE_PIN R2 [get_ports {Mosi1_o[1]}]
    119. 

  119. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[1]}]
    120. 

  120. set_property PACKAGE_PIN N1 [get_ports {Mosi2_o[1]}]
    121. 

  121. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[1]}]
    122. 

  122. set_property PACKAGE_PIN M2 [get_ports {Mosi3_o[1]}]
    123. 

  123. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[1]}]
    124. 

  124. set_property PACKAGE_PIN P2 [get_ports {SpiRst_o[1]}]
    125. 

  125. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[1]}]
    126. 

  126. set_property PACKAGE_PIN N11 [get_ports {Ld_i[1]}]
    127. 

  127. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[1]}]
    128. 

  128. 

  129. 

  130. 

  131. #SPI2
    132. 

  132. set_property PACKAGE_PIN E2 [get_ports {Sck_o[2]}]
    133. 

  133. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[2]}]
    134. 

  134. set_property PACKAGE_PIN E1 [get_ports {Ss_o[2]}]
    135. 

  135. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[2]}]
    136. 

  136. set_property PACKAGE_PIN F1 [get_ports {SsFlash_o[2]}]
    137. 

  137. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[2]}]
    138. 

  138. set_property PACKAGE_PIN D1 [get_ports {Mosi0_o[2]}]
    139. 

  139. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[2]}]
    140. 

  140. set_property PACKAGE_PIN D2 [get_ports {Mosi1_o[2]}]
    141. 

  141. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[2]}]
    142. 

  142. set_property PACKAGE_PIN F2 [get_ports {Mosi2_o[2]}]
    143. 

  143. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[2]}]
    144. 

  144. set_property PACKAGE_PIN G1 [get_ports {Mosi3_o[2]}]
    145. 

  145. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[2]}]
    146. 

  146. set_property PACKAGE_PIN E3 [get_ports {SpiRst_o[2]}]
    147. 

  147. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[2]}]
    148. 

  148. set_property PACKAGE_PIN N9 [get_ports {Ld_i[2]}]
    149. 

  149. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[2]}]
    150. 

  150. 

  151. 

  152. #SPI3
    153. 

  153. set_property PACKAGE_PIN R10 [get_ports {Sck_o[3]}]
    154. 

  154. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[3]}]
    155. 

  155. set_property PACKAGE_PIN P10 [get_ports {Ss_o[3]}]
    156. 

  156. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[3]}]
    157. 

  157. set_property PACKAGE_PIN N10 [get_ports {SsFlash_o[3]}]
    158. 

  158. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[3]}]
    159. 

  159. set_property PACKAGE_PIN N8 [get_ports {Mosi0_o[3]}]
    160. 

  160. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[3]}]
    161. 

  161. set_property PACKAGE_PIN R8 [get_ports {Mosi1_o[3]}]
    162. 

  162. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[3]}]
    163. 

  163. set_property PACKAGE_PIN R11 [get_ports {Mosi2_o[3]}]
    164. 

  164. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[3]}]
    165. 

  165. set_property PACKAGE_PIN P11 [get_ports {Mosi3_o[3]}]
    166. 

  166. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[3]}]
    167. 

  167. set_property PACKAGE_PIN R9 [get_ports {SpiRst_o[3]}]
    168. 

  168. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[3]}]
    169. 

  169. set_property PACKAGE_PIN N13 [get_ports {Ld_i[3]}]
    170. 

  170. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[3]}]
    171. 

  171. 

  172. 

  173. 

  174. 

  175. #SPI4
    176. 

  176. set_property PACKAGE_PIN R14 [get_ports {Sck_o[4]}]
    177. 

  177. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[4]}]
    178. 

  178. set_property PACKAGE_PIN N14 [get_ports {Ss_o[4]}]
    179. 

  179. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[4]}]
    180. 

  180. set_property PACKAGE_PIN P14 [get_ports {SsFlash_o[4]}]
    181. 

  181. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[4]}]
    182. 

  182. set_property PACKAGE_PIN R13 [get_ports {Mosi0_o[4]}]
    183. 

  183. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[4]}]
    184. 

  184. set_property PACKAGE_PIN P12 [get_ports {Mosi1_o[4]}]
    185. 

  185. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[4]}]
    186. 

  186. set_property PACKAGE_PIN M15 [get_ports {Mosi2_o[4]}]
    187. 

  187. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[4]}]
    188. 

  188. set_property PACKAGE_PIN M14 [get_ports {Mosi3_o[4]}]
    189. 

  189. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[4]}]
    190. 

  190. set_property PACKAGE_PIN N15 [get_ports {SpiRst_o[4]}]
    191. 

  191. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[4]}]
    192. 

  192. set_property PACKAGE_PIN P15 [get_ports {Ld_i[4]}]
    193. 

  193. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[4]}]
    194. 

  194. 

  195. 

  196. 

  197. #SPI5
    198. 

  198. set_property PACKAGE_PIN P6 [get_ports {Sck_o[5]}]
    199. 

  199. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[5]}]
    200. 

  200. set_property PACKAGE_PIN R5 [get_ports {Ss_o[5]}]
    201. 

  201. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[5]}]
    202. 

  202. set_property PACKAGE_PIN R6 [get_ports {SsFlash_o[5]}]
    203. 

  203. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[5]}]
    204. 

  204. set_property PACKAGE_PIN R4 [get_ports {Mosi0_o[5]}]
    205. 

  205. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[5]}]
    206. 

  206. set_property PACKAGE_PIN R3 [get_ports {Mosi1_o[5]}]
    207. 

  207. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[5]}]
    208. 

  208. set_property PACKAGE_PIN N7 [get_ports {Mosi2_o[5]}]
    209. 

  209. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[5]}]
    210. 

  210. set_property PACKAGE_PIN R7 [get_ports {Mosi3_o[5]}]
    211. 

  211. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[5]}]
    212. 

  212. set_property PACKAGE_PIN N6 [get_ports {SpiRst_o[5]}]
    213. 

  213. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[5]}]
    214. 

  214. set_property PACKAGE_PIN N12 [get_ports {Ld_i[5]}]
    215. 

  215. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[5]}]
    216. 

  216. 

  217. 

  218. #SPI6
    219. 

  219. set_property PACKAGE_PIN B5 [get_ports {Sck_o[6]}]
    220. 

  220. set_property IOSTANDARD LVCMOS33 [get_ports {Sck_o[6]}]
    221. 

  221. set_property PACKAGE_PIN B3 [get_ports {Ss_o[6]}]
    222. 

  222. set_property IOSTANDARD LVCMOS33 [get_ports {Ss_o[6]}]
    223. 

  223. set_property PACKAGE_PIN A4 [get_ports {SsFlash_o[6]}]
    224. 

  224. set_property IOSTANDARD LVCMOS33 [get_ports {SsFlash_o[6]}]
    225. 

  225. set_property PACKAGE_PIN B1 [get_ports {Mosi0_o[6]}]
    226. 

  226. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi0_o[6]}]
    227. 

  227. set_property PACKAGE_PIN C4 [get_ports {Mosi1_o[6]}]
    228. 

  228. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi1_o[6]}]
    229. 

  229. set_property PACKAGE_PIN B4 [get_ports {Mosi2_o[6]}]
    230. 

  230. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi2_o[6]}]
    231. 

  231. set_property PACKAGE_PIN A3 [get_ports {Mosi3_o[6]}]
    232. 

  232. set_property IOSTANDARD LVCMOS33 [get_ports {Mosi3_o[6]}]
    233. 

  233. set_property PACKAGE_PIN A2 [get_ports {SpiRst_o[6]}]
    234. 

  234. set_property IOSTANDARD LVCMOS33 [get_ports {SpiRst_o[6]}]
    235. 

  235. set_property PACKAGE_PIN M8 [get_ports {Ld_i[6]}]
    236. 

  236. set_property IOSTANDARD LVCMOS33 [get_ports {Ld_i[6]}]
    237. 

  237. 

  238. 

  239. set_property PACKAGE_PIN M7 [get_ports LD_o]
    240. 

  240. set_property IOSTANDARD LVCMOS33 [get_ports LD_o]
    241. 

  241. 

  242. #==========================================================================
    243. 

  243. #	INPUT CLOCKS
    244. 

  244. 

  245. set_property PACKAGE_PIN M10 [get_ports Clk123_i]
    246. 

  246. set_property IOSTANDARD LVCMOS33 [get_ports Clk123_i]
    247. 

  247. create_clock -period 8.130 -name Clk123_i -waveform {0.000 4.065} -add [get_ports Clk123_i]
    248. 

  248. 

  249. set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Clk123_i_IBUF]
    250. 

  250. # set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets writeEn_i_IBUF]
    251. 

  251. # set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets readEn_i_IBUF]
    252. 

  252. 

  253. 

  254. 

  255. 

  256. 

  257. 

  258. 

  259. 

  260. 

  261. 

  262. 

  263. 

  264. 

  265. 

  266. 

  267. 

  268. 

  269. 

  270. 

  271. 

  272. 

  273. 

  274. 

  275. 

  276. 

  277. 

  278. #Clock 123 Mhz to others
    279. 

  279. #==========================================================================
    280. 

  280. 

  281. # set_multicycle_path -hold -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] 2
    282. 

  282. # set_multicycle_path -setup -start -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] 2
    283. 

  283. 

  284. # set_multicycle_path -hold -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] 2
    285. 

  285. # set_multicycle_path -setup -start -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] 2
    286. 

  286. 

  287. # set_multicycle_path -hold -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] 3
    288. 

  288. # set_multicycle_path -setup -start -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] 3
    289. 

  289. 

  290. # set_multicycle_path -hold -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] 4
    291. 

  291. # set_multicycle_path -setup -start -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] 4
    292. 

  292. 

  293. 

  294. 

  295. 

  296. 

  297. 

  298. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
    299. 

  299. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
    300. 

  300. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
    301. 

  301. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
    302. 

  302. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
    303. 

  303. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
    304. 

  304. 

  305. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
    306. 

  306. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
    307. 

  307. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
    308. 

  308. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
    309. 

  309. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
    310. 

  310. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
    311. 

  311. 

  312. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
    313. 

  313. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
    314. 

  314. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
    315. 

  315. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
    316. 

  316. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
    317. 

  317. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
    318. 

  318. 

  319. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
    320. 

  320. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
    321. 

  321. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
    322. 

  322. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
    323. 

  323. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
    324. 

  324. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
    325. 

  325. 

  326. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
    327. 

  327. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
    328. 

  328. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
    329. 

  329. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
    330. 

  330. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
    331. 

  331. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
    332. 

  332. 

  333. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
    334. 

  334. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
    335. 

  335. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
    336. 

  336. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
    337. 

  337. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
    338. 

  338. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]]
    339. 

  339. 

  340. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]]
    341. 

  341. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]]
    342. 

  342. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]]
    343. 

  343. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT3]]
    344. 

  344. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT4]]
    345. 

  345. set_false_path -from [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT6]] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT5]]
    346. 

  346. 

  347. 

  348. 

  349. 

  350. 

  351. 

  352. 

  353. 

  354. 

  355. 

  356. 

  357. # set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] 6.250
    358. 

  358. # set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] 5.000
    359. 

  359. # set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] 7.145
    360. 

  360. 

  361. 

  362. 

  363. set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] 5.000
    364. 

  364. set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT0]] 7.000
    365. 

  365. set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT1]] 7.250
    366. 

  366. set_max_delay -from [get_clocks Clk123_i] -to [get_clocks -of_objects [get_pins MainMmcm/ClkDiv_inst/inst/mmcm_adv_inst/CLKOUT2]] 8.145
    367. 

  367. 

  368. 

  369. create_debug_core u_ila_0 ila
    370. 

  370. set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
    371. 

  371. set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
    372. 

  372. set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
    373. 

  373. set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
    374. 

  374. set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
    375. 

  375. set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
    376. 

  376. set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
    377. 

  377. set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
    378. 

  378. set_property port_width 1 [get_debug_ports u_ila_0/clk]
    379. 

  379. connect_debug_port u_ila_0/clk [get_nets [list gclk]]
    380. 

  380. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
    381. 

  381. set_property port_width 1 [get_debug_ports u_ila_0/probe0]
    382. 

  382. connect_debug_port u_ila_0/probe0 [get_nets [list {Mosi2_o_OBUF[0]}]]
    383. 

  383. create_debug_port u_ila_0 probe
    384. 

  384. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe1]
    385. 

  385. set_property port_width 11 [get_debug_ports u_ila_0/probe1]
    386. 

  386. connect_debug_port u_ila_0/probe1 [get_nets [list {SmcAddr_i_IBUF[0]} {SmcAddr_i_IBUF[1]} {SmcAddr_i_IBUF[2]} {SmcAddr_i_IBUF[3]} {SmcAddr_i_IBUF[4]} {SmcAddr_i_IBUF[5]} {SmcAddr_i_IBUF[6]} {SmcAddr_i_IBUF[7]} {SmcAddr_i_IBUF[8]} {SmcAddr_i_IBUF[9]} {SmcAddr_i_IBUF[10]}]]
    387. 

  387. create_debug_port u_ila_0 probe
    388. 

  388. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe2]
    389. 

  389. set_property port_width 7 [get_debug_ports u_ila_0/probe2]
    390. 

  390. connect_debug_port u_ila_0/probe2 [get_nets [list {SpiTxRxEn[0]} {SpiTxRxEn[1]} {SpiTxRxEn[2]} {SpiTxRxEn[3]} {SpiTxRxEn[4]} {SpiTxRxEn[5]} {SpiTxRxEn[6]}]]
    391. 

  391. create_debug_port u_ila_0 probe
    392. 

  392. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe3]
    393. 

  393. set_property port_width 1 [get_debug_ports u_ila_0/probe3]
    394. 

  394. connect_debug_port u_ila_0/probe3 [get_nets [list {Mosi3_o_OBUF[0]}]]
    395. 

  395. create_debug_port u_ila_0 probe
    396. 

  396. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe4]
    397. 

  397. set_property port_width 1 [get_debug_ports u_ila_0/probe4]
    398. 

  398. connect_debug_port u_ila_0/probe4 [get_nets [list {Mosi1_o_OBUF[0]}]]
    399. 

  399. create_debug_port u_ila_0 probe
    400. 

  400. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe5]
    401. 

  401. set_property port_width 32 [get_debug_ports u_ila_0/probe5]
    402. 

  402. connect_debug_port u_ila_0/probe5 [get_nets [list {toSpiData[0][31]} {toSpiData[0][30]} {toSpiData[0][29]} {toSpiData[0][28]} {toSpiData[0][27]} {toSpiData[0][26]} {toSpiData[0][25]} {toSpiData[0][24]} {toSpiData[0][23]} {toSpiData[0][22]} {toSpiData[0][21]} {toSpiData[0][20]} {toSpiData[0][19]} {toSpiData[0][18]} {toSpiData[0][17]} {toSpiData[0][16]} {toSpiData[0][15]} {toSpiData[0][14]} {toSpiData[0][13]} {toSpiData[0][12]} {toSpiData[0][11]} {toSpiData[0][10]} {toSpiData[0][9]} {toSpiData[0][8]} {toSpiData[0][7]} {toSpiData[0][6]} {toSpiData[0][5]} {toSpiData[0][4]} {toSpiData[0][3]} {toSpiData[0][2]} {toSpiData[0][1]} {toSpiData[0][0]}]]
    403. 

  403. create_debug_port u_ila_0 probe
    404. 

  404. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe6]
    405. 

  405. set_property port_width 16 [get_debug_ports u_ila_0/probe6]
    406. 

  406. connect_debug_port u_ila_0/probe6 [get_nets [list {SpiGen[0].DataFifoWrapper/ToFifoData_i[0]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[1]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[2]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[3]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[4]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[5]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[6]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[7]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[16]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[17]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[18]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[19]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[20]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[21]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[22]} {SpiGen[0].DataFifoWrapper/ToFifoData_i[23]}]]
    407. 

  407. create_debug_port u_ila_0 probe
    408. 

  408. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe7]
    409. 

  409. set_property port_width 1 [get_debug_ports u_ila_0/probe7]
    410. 

  410. connect_debug_port u_ila_0/probe7 [get_nets [list {SpiGen[0].DataFifoWrapper/emptyFlagTx}]]
    411. 

  411. create_debug_port u_ila_0 probe
    412. 

  412. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe8]
    413. 

  413. set_property port_width 1 [get_debug_ports u_ila_0/probe8]
    414. 

  414. connect_debug_port u_ila_0/probe8 [get_nets [list {SpiGen[0].DataFifoWrapper/fullFlagTx}]]
    415. 

  415. create_debug_port u_ila_0 probe
    416. 

  416. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe9]
    417. 

  417. set_property port_width 1 [get_debug_ports u_ila_0/probe9]
    418. 

  418. connect_debug_port u_ila_0/probe9 [get_nets [list Mosi0Q_0]]
    419. 

  419. create_debug_port u_ila_0 probe
    420. 

  420. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
    421. 

  421. set_property port_width 1 [get_debug_ports u_ila_0/probe10]
    422. 

  422. connect_debug_port u_ila_0/probe10 [get_nets [list SmcAre_i_IBUF]]
    423. 

  423. create_debug_port u_ila_0 probe
    424. 

  424. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
    425. 

  425. set_property port_width 1 [get_debug_ports u_ila_0/probe11]
    426. 

  426. connect_debug_port u_ila_0/probe11 [get_nets [list SmcAwe_i_IBUF]]
    427. 

  427. create_debug_port u_ila_0 probe
    428. 

  428. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe12]
    429. 

  429. set_property port_width 1 [get_debug_ports u_ila_0/probe12]
    430. 

  430. connect_debug_port u_ila_0/probe12 [get_nets [list {RegMap_inst/SpiTxRxEnReg[0]_i_1_n_0}]]
    431. 

  431. create_debug_port u_ila_0 probe
    432. 

  432. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe13]
    433. 

  433. set_property port_width 1 [get_debug_ports u_ila_0/probe13]
    434. 

  434. connect_debug_port u_ila_0/probe13 [get_nets [list SsQ_0]]
    435. 

  435. create_debug_port u_ila_0 probe
    436. 

  436. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
    437. 

  437. set_property port_width 1 [get_debug_ports u_ila_0/probe14]
    438. 

  438. connect_debug_port u_ila_0/probe14 [get_nets [list {SpiGen[0].QuadSPIm_inst/Start_i}]]
    439. 

  439. create_debug_port u_ila_0 probe
    440. 

  440. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe15]
    441. 

  441. set_property port_width 1 [get_debug_ports u_ila_0/probe15]
    442. 

  442. connect_debug_port u_ila_0/probe15 [get_nets [list {SpiGen[0].DataFifoWrapper/ToFifoVal_i}]]
    443. 

  443. create_debug_port u_ila_0 probe
    444. 

  444. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
    445. 

  445. set_property port_width 1 [get_debug_ports u_ila_0/probe16]
    446. 

  446. connect_debug_port u_ila_0/probe16 [get_nets [list toRegMapVal]]
    447. 

  447. create_debug_port u_ila_0 probe
    448. 

  448. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
    449. 

  449. set_property port_width 1 [get_debug_ports u_ila_0/probe17]
    450. 

  450. connect_debug_port u_ila_0/probe17 [get_nets [list {SpiGen[0].DataFifoWrapper/txFifoRdEn}]]
    451. 

  451. create_debug_port u_ila_0 probe
    452. 

  452. set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
    453. 

  453. set_property port_width 1 [get_debug_ports u_ila_0/probe18]
    454. 

  454. connect_debug_port u_ila_0/probe18 [get_nets [list {SpiGen[0].DataFifoWrapper/txFifoWrEn}]]
    455. 

  455. create_debug_port u_ila_0 probe
    456. 

  456. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe19]
    457. 

  457. set_property port_width 1 [get_debug_ports u_ila_0/probe19]
    458. 

  458. connect_debug_port u_ila_0/probe19 [get_nets [list valToTxQ_0]]
    459. 

  459. create_debug_port u_ila_0 probe
    460. 

  460. set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe20]
    461. 

  461. set_property port_width 1 [get_debug_ports u_ila_0/probe20]
    462. 

  462. connect_debug_port u_ila_0/probe20 [get_nets [list SckQ_0]]
    463. 

  463. set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
    464. 

  464. set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
    465. 

  465. set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
    466. 

  466. connect_debug_port dbg_hub/clk [get_nets gclk]
    467.