ClkCh.v 377 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. module ClkCh (
  2. input Rst_i,
  3. input clkCh,
  4. input clkOutMMCM,
  5. input clkMan,
  6. output reg SpiClk_o
  7. );
  8. always @(*) begin
  9. if (Rst_i) begin
  10. SpiClk_o = 0;
  11. end
  12. else begin
  13. if (clkCh) begin
  14. SpiClk_o = clkOutMMCM;
  15. end
  16. else begin
  17. SpiClk_o = clkMan;
  18. end
  19. end
  20. end
  21. endmodule