|
|
@@ -105,7 +105,7 @@
|
|
|
/**********************************************************************************
|
|
|
* QSPI_FTW[23:16]
|
|
|
*********************************************************************************/
|
|
|
-#define BITP_AD9912_QSPI_23_16 0
|
|
|
+#define BITP_AD9912_QSPI_23_16 16
|
|
|
#define BITM_AD9912_QSPI_23_16 (0xFF << BITP_AD9912_QSPI_23_16)
|
|
|
/**********************************************************************************
|
|
|
* QSPI_FTW[31:24]
|
|
|
@@ -115,12 +115,12 @@
|
|
|
/**********************************************************************************
|
|
|
* QSPI_FTW[39:32]
|
|
|
*********************************************************************************/
|
|
|
-#define BITP_AD9912_QSPI_39_32 16
|
|
|
+#define BITP_AD9912_QSPI_39_32 0
|
|
|
#define BITM_AD9912_QSPI_39_32 (0xFF << BITP_AD9912_QSPI_39_32)
|
|
|
/**********************************************************************************
|
|
|
* QSPI_FTW[47:40]
|
|
|
*********************************************************************************/
|
|
|
-#define BITP_AD9912_QSPI_47_40 0
|
|
|
+#define BITP_AD9912_QSPI_47_40 16
|
|
|
#define BITM_AD9912_QSPI_47_40 (0xFF << BITP_AD9912_QSPI_47_40)
|
|
|
/**********************************************************************************
|
|
|
* QSPI_PHASE[7:0]
|
|
|
@@ -130,7 +130,7 @@
|
|
|
/**********************************************************************************
|
|
|
* QSPI_PHASE[13:8]
|
|
|
*********************************************************************************/
|
|
|
-#define BITP_AD9912_QSPI_PHASE_13_8 16
|
|
|
+#define BITP_AD9912_QSPI_PHASE_13_8 0
|
|
|
#define BITM_AD9912_QSPI_PHASE_13_8 (0x3F << BITP_AD9912_QSPI_PHASE_13_8)
|
|
|
|
|
|
extern uint32_t ad9912_ftw_regs_qspi[4];
|