#ifndef DMADRIVER_TMSGHEADERS_H
#define DMADRIVER_TMSGHEADERS_H
#include <stdint.h>
#include <unistd.h>
#include <stdio.h>
// Device IDs
#define DeviceIdLmx2594    0x0
#define DeviceIdDDS        0x1
#define DeviceIdPot        0x2
#define DeviceIdDac        0x3
#define DeviceIdAtt        0x4
#define DeviceIdShReg      0x5
#define DeviceIdMax2870    0x6
#define DeviceIdGpio1      0x7
#define DeviceIdTemp       0x8
#define DeviceIdGpio2      0x9

// Init Word Numbers 1 MOSI
#define Gpio1InitWordNum   2
#define Gpio2InitWordNum   1
#define PotWordInitNum     1
#define DacWordInitNum     1
#define AttWordInitNum     1
#define ShRegWordInitNum   1
#define Lmx2594InitWordNum 113
#define DDSInitWordNum     37
#define MaxInitWordNum     6
#define TempSensWordNum    1

// Headers 1-MOSI
#define LMX2594_RST_HEADER  ((0 << 23) | (DeviceIdLmx2594 << 18) | (2 << 1) | 1)
#define GPIO_INIT_HEADER    ((0 << 23) | (DeviceIdGpio1 << 18) | (Gpio1InitWordNum << 1) | 1)
#define InitGpio2Header    ((0 << 23) | (DeviceIdGpio2 << 18) | (Gpio2InitWordNum << 1) | 1)
#define TempSensHeader     ((0 << 23) | (DeviceIdTemp << 18) | (TempSensWordNum << 1) | 1)
#define InitLMX2594Header  ((0 << 23) | (DeviceIdLmx2594 << 18) | (Lmx2594InitWordNum << 1) | 1)
#define InitDDSHeader      ((0 << 23) | (DeviceIdDDS << 18) | (DDSInitWordNum << 1) | 1)
#define InitMAX2870Header  ((0 << 23) | (DeviceIdMax2870 << 18) | (MaxInitWordNum << 1) | 1)
#define InitPotHeader      ((0 << 23) | (DeviceIdPot << 18) | (PotWordInitNum << 1) | 1)
#define InitDacHeader      ((0 << 23) | (DeviceIdDac << 18) | (DacWordInitNum << 1) | 1)
#define InitAttHeader      ((0 << 23) | (DeviceIdAtt << 18) | (AttWordInitNum << 1) | 1)
#define InitShRegHeader    ((0 << 23) | (DeviceIdShReg << 18) | (ShRegWordInitNum << 1) | 1)


// Word Numbers 4-MOSI
#define LMXWordNum              14
#define DDSWordNum              4
#define POTWordNum              2
#define DACWordNum              1
#define ATTWordNum              1
#define ShRegWordNum            1
#define MaxWordNum              2
#define GPIOWordNum             1

// Define bit values for GPIO Reg
#define RF_SW1                  0x0
#define RF_SW2                  0x0
#define CTRL_AM_SW3             0x0
#define DDS_SYNC_CTRL_FPGA      0x0
#define DDS_RESET_FPGA          0x0
#define DDS_SYNC_FPGA           0x0
#define SW_CAP4                 0x0
#define AM_ALC_SW               0x0
#define SW_CAP3                 0x0
#define SW_CAP2                 0x0
#define SW_CAP1                 0x0
#define AM_ALC_1_FIX            0x0
#define PLL_VTUNE_CTRL          0x1
#define PLL_SYNC_CTRL           0x0
#define PLL_SYNC                0x0
#define PLL_LOOP_CTRL           0x1
#define DDS_X2_FPGA             0x0
#define DDS_SAW2_FPGA           0x0
#define REF_OFFSET_CTRL_FPGA    0x1
#define GPIO_ADRF_V1            0x2
#define GPIO_ADRF_V2            0x0
#define DDS_SAW1_FPGA           0x0

// Define values for Shift Reg
#define SHIFT_REG_RF_SW_RF      0x0
#define SHIFT_REG_RF_SW4        0x0
#define SHIFT_REG_RF_SW0        0x1
#define SHIFT_REG_RF_SW_X2      0x0
#define SHIFT_REG_RF_SWx_BANK   0x1
#define SHIFT_REG_RF_SW_MIXER   0x0

#define SHIFT_REG ((SHIFT_REG_RF_SW_RF << 1) | \
                    (SHIFT_REG_RF_SW4<<2) | \
                    (SHIFT_REG_RF_SW0<<3) | \
                    (SHIFT_REG_RF_SW_X2<<0) | \
                    (SHIFT_REG_RF_SWx_BANK <<5) | \
                    (SHIFT_REG_RF_SW_MIXER <<4))

#define GPIO_REG ((DDS_SAW1_FPGA << 21) | \
                  (GPIO_ADRF_V2 << 20) | \
                  (GPIO_ADRF_V1 << 19) | \
                  (REF_OFFSET_CTRL_FPGA << 18) | \
                  (DDS_SAW2_FPGA << 17) | \
                  (DDS_X2_FPGA << 16) | \
                  (PLL_LOOP_CTRL << 15) | \
                  (PLL_SYNC << 14) | \
                  (PLL_SYNC_CTRL << 13) | \
                  (PLL_VTUNE_CTRL << 12) | \
                  (AM_ALC_1_FIX << 11) | \
                  (SW_CAP1 << 10) | \
                  (SW_CAP2 << 9) | \
                  (SW_CAP3 << 8) | \
                  (AM_ALC_SW << 7) | \
                  (SW_CAP4 << 6) | \
                  (DDS_SYNC_FPGA << 5) | \
                  (DDS_RESET_FPGA << 4) | \
                  (DDS_SYNC_CTRL_FPGA << 3) | \
                  (CTRL_AM_SW3 << 2) | \
                  (RF_SW2 << 1) | \
                  (RF_SW1 << 0))


#define     RST_ADDR            0x08

#define     RST_FOR_FPGA_ON     0x1
#define     RST_FOR_FPGA_OFF    0x0

#define     LMX_BASE_ADDR       0x04

void rst_for_fpga(void *bar1);

void shift_reg (void  *bar1);

#endif //DMADRIVER_TMSGHEADERS_H