lmx2594regs.h 4.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. #ifndef DMADRIVER_LMK2594REGS_H
  2. #define DMADRIVER_LMK2594REGS_H
  3. #define PLL_N_S 0x22
  4. #define PLL_N_M 0x24
  5. #define PLL_DEN_S 0x26
  6. #define PLL_DEN_M 0x27
  7. #define PLL_NUM_S 0x2A
  8. #define PLL_NUM_M 0x2B
  9. #define OUTA_MUX 0x2D
  10. // R75
  11. #define CHDIV 0x4B
  12. // R31
  13. #define CHDIV_DIV2 0x1F
  14. // R44
  15. #define MASH_ORDER 0x2C
  16. // R37
  17. #define PFD_DLY_SEL 0x25
  18. #define FCAL_ADDR 0x00
  19. //BIT POSITIONS AND MASKS
  20. /**********************************************************************************
  21. * R37
  22. *********************************************************************************/
  23. #define BITP_LMX2594_R37_PFD_DLY_SEL 8
  24. // Length 6 bits
  25. #define BITM_LMX2594_R37_PFD_DLY_SEL (0x3F << BITP_LMX2594_R37_PFD_DLY_SEL)
  26. /**********************************************************************************
  27. * R44
  28. *********************************************************************************/
  29. #define BITP_LMX2594_R44_MASH_ORDER 0
  30. #define BITM_LMX2594_R44_MASH_ORDER (0x07 << BITP_LMX2594_R44_MASH_ORDER)
  31. #define ENUM_LMX2594_R44_MASH_ORDER_INTEGER (0x00 << BITP_LMX2594_R44_MASH_ORDER)
  32. #define ENUM_LMX2594_R44_MASH_ORDER_1 (0x01 << BITP_LMX2594_R44_MASH_ORDER)
  33. #define ENUM_LMX2594_R44_MASH_ORDER_2 (0x02 << BITP_LMX2594_R44_MASH_ORDER)
  34. #define ENUM_LMX2594_R44_MASH_ORDER_3 (0x03 << BITP_LMX2594_R44_MASH_ORDER)
  35. #define ENUM_LMX2594_R44_MASH_ORDER_4 (0x04 << BITP_LMX2594_R44_MASH_ORDER)
  36. /**********************************************************************************
  37. * R45
  38. *********************************************************************************/
  39. #define BITP_LMX2594_R45_OUTA_MUX 11
  40. #define BITM_LMX2594_R45_OUTA_MUX (0x03 << BITP_LMX2594_R45_OUTA_MUX)
  41. #define ENUM_LMX2594_R45_OUTA_MUX_CH_DIV (0x00 << BITP_LMX2594_R45_OUTA_MUX)
  42. #define ENUM_LMX2594_R45_OUTA_MUX_VCO (0x01 << BITP_LMX2594_R45_OUTA_MUX)
  43. #define ENUM_LMX2594_R45_DEFAULT_VAL 0x01
  44. /*********************************************************************************/
  45. /**********************************************************************************
  46. * R75
  47. *********************************************************************************/
  48. #define BITP_LMX2594_R75_CHDIV 6
  49. #define BITM_LMX2594_R75_CHDIV (0x3F << BITP_LMX2594_R75_CHDIV)
  50. /*********************************************************************************/
  51. /**********************************************************************************
  52. * R31
  53. *********************************************************************************/
  54. #define BITP_LMX2594_R31_CHDIV_DIV2 14
  55. #define BITM_LMX2594_R31_CHDIV_DIV2 (0x01 << BITP_LMX2594_R31_CHDIV_DIV2)
  56. #define ENUM_LMX2594_R31_CHDIV_DIV2_EN (0x01 << BITP_LMX2594_R31_CHDIV_DIV2)
  57. #define ENUM_LMX2594_R31_CHDIV_DIV2_DIS (0x00 << BITP_LMX2594_R31_CHDIV_DIV2)
  58. /**********************************************************************************
  59. * R0
  60. *********************************************************************************/
  61. #define BITP_LMX2594_R0_FCAL 4
  62. #define LMX2594_R0_FCAL_EN (0x01 << BITP_LMX2594_R0_FCAL)
  63. /*********************************************************************************/
  64. #endif //DMADRIVER_LMK2594REGS_H